1
0
Fork 0
mirror of https://git.rwth-aachen.de/acs/public/villas/node/ synced 2025-03-23 00:00:01 +01:00
Commit graph

4 commits

Author SHA1 Message Date
daniel-k
d63c2b30bf tests: compile main as C++ 2018-01-10 11:02:08 +01:00
daniel-k
737a5851df lib/card: start FPGA card prior to parsing
Initializing IPs may want to probe the actual hardware for feature
detection (e.g. DMA), so the card has to be started in order to access
any memory on the card.
2017-11-28 11:26:41 +01:00
daniel-k
c67c8aac5b tests: add fpga.json and correctly parse it for unit tests 2017-11-22 19:46:07 +01:00
c3164e93ef imported source code from VILLASfpga repo and made it compile 2017-11-21 21:31:08 +01:00