|
49054eef9f
|
cleanup: removed trailing whitespaces in code
|
2017-05-05 19:24:16 +00:00 |
|
|
5be1853649
|
added GPL license to file headers
|
2017-04-27 12:56:43 +02:00 |
|
|
1bb91ce8af
|
added _vd and _vt members for struct fpga_ip (now in line with nodes, hooks, models, etc..)
|
2017-03-25 21:10:25 +01:00 |
|
|
2757011e1b
|
several smaller fixes and documentation updates
|
2017-03-12 17:13:37 -03:00 |
|
|
cdd5a2ca90
|
refactoring: unified states of common objects: nodes, paths, node-types, plugins, hooks, etc..
|
2017-03-11 23:50:30 -03:00 |
|
|
e27f0b699f
|
several fixes for clean compilation
|
2017-03-03 20:21:33 -04:00 |
|
|
3e7c855526
|
updated licence and copyright info in file headers
|
2017-03-03 20:20:13 -04:00 |
|
|
7de25683d7
|
fpga: refactored VILLASfpga node type
|
2017-02-18 10:43:58 -05:00 |
|
|
90cad8e829
|
refactored FPGA VLNV parser / comparison code
|
2017-02-15 17:57:45 -03:00 |
|
|
3ebfaf287c
|
remove obsolete preprocessor macros
|
2017-02-15 17:57:03 -03:00 |
|
|
e7bf4e3f03
|
fix header include guard macros include full name
|
2017-02-12 14:04:22 -03:00 |
|
|
3f012c8575
|
finished FPGA stuff
|
2016-07-08 13:32:18 +02:00 |
|
|
68f2dbea76
|
major changes in the VILLASfpga code. Lots of smaller improvements and fixed
|
2016-06-26 15:22:25 +02:00 |
|
|
c67af15a2c
|
fixed all major bugs in FPGA code
|
2016-06-19 19:30:00 +02:00 |
|