mirror of
https://git.rwth-aachen.de/acs/public/villas/node/
synced 2025-03-09 00:00:00 +01:00
18aa0c8862
The various changes in fpga require a rewrite of the fpga node type. To allow relative paths for the fpga config file, Config and SuperNode had to be modified so they store the path of the main config file. The syntax of the fpga node type configuration has changed - the example config in etc has been modified accordingly. Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
33 lines
564 B
Text
33 lines
564 B
Text
# SPDX-FileCopyrightText: 2014-2023 Institute for Automation of Complex Power Systems, RWTH Aachen University
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
|
|
logging = {
|
|
level = "debug"
|
|
}
|
|
|
|
fpgas = {
|
|
vc707 = {
|
|
interface = "pcie",
|
|
id = "10ee:7021",
|
|
slot = "0000:88:00.0",
|
|
do_reset = true,
|
|
ips = "../../../fpga/etc/vc707-xbar-pcie/vc707-xbar-pcie.json",
|
|
polling = false,
|
|
}
|
|
}
|
|
|
|
nodes = {
|
|
fpga_0 = {
|
|
type = "fpga",
|
|
card = "vc707"
|
|
connect = ["0->3", "3->dma", "0<-dma"]
|
|
}
|
|
}
|
|
|
|
paths = (
|
|
{
|
|
in = "fpga_0"
|
|
out = "fpga_0"
|
|
hooks = ({ type = "print"})
|
|
}
|
|
)
|