1
0
Fork 0
mirror of https://git.rwth-aachen.de/acs/public/villas/node/ synced 2025-03-09 00:00:00 +01:00
No description
Find a file
Niklas Eiling 16b6a21512 fpga: make hwdef-parse.py correctly detect interrupt on zynq designs
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
2025-01-24 10:32:57 +01:00
.devcontainer Fix REUSE warnings 2024-03-27 17:22:07 +01:00
.reuse fix(opal): Restructure OPAL-RT clients 2024-10-31 13:29:31 +01:00
clients fix(opal): Restructure OPAL-RT clients 2024-10-31 13:29:31 +01:00
cmake Remove broken opal node-type 2024-10-31 11:07:52 +01:00
common fix: Formatting 2024-11-04 10:30:14 +01:00
doc Remove broken opal node-type 2024-10-31 11:07:52 +01:00
etc fpga: make hwdef-parse.py correctly detect interrupt on zynq designs 2025-01-24 10:32:57 +01:00
fpga fpga: make hwdef-parse.py correctly detect interrupt on zynq designs 2025-01-24 10:32:57 +01:00
include/villas fix: Formatting 2024-11-04 10:30:14 +01:00
lib fpga: fix configCrossBar crashing if src or dest are nullptr 2025-01-24 10:32:57 +01:00
LICENSES Remove unused license 2024-02-29 20:04:32 +01:00
lua/hooks Add NEW_FRAME to SampleFlags 2023-09-19 19:07:22 +02:00
packaging deps: Install libnice 2024-10-31 12:14:19 +01:00
plugins Apply clang-format changes 2023-09-08 11:37:42 +02:00
python python: Rename package and bump version 2024-04-09 10:51:17 +02:00
src Remove broken opal node-type 2024-10-31 11:07:52 +01:00
tests fix: Formatting 2024-11-04 10:30:14 +01:00
tools fpga: make hwdef-parse.py correctly detect interrupt on zynq designs 2025-01-24 10:32:57 +01:00
web Remove trailing whitespace 2024-02-29 23:18:47 +01:00
.clang-format Add missing REUSE headers 2023-09-08 11:37:42 +02:00
.clangd Add missing REUSE headers 2023-09-08 11:37:42 +02:00
.dockerignore Make project REUSE compliant 2023-09-07 11:16:04 +02:00
.editorconfig Use spaces for indention of .conf files 2024-02-29 23:18:47 +01:00
.envrc nix: Move flake to top-level path 2024-02-28 02:33:22 +01:00
.git-blame-ignore-revs Consollidate misc files from former common sub-module 2024-02-29 18:58:07 +01:00
.gitignore gitignore: add compile_commands.json to gitignore 2024-03-14 16:07:45 +01:00
.gitlab-ci.yml fix: remove armhf image from push latest tag 2025-01-16 13:42:20 +01:00
.gitmodules Merge project files, scripts and CMake files of VILLASfpga 2024-02-29 19:33:23 +01:00
.mailmap Add missing REUSE headers 2023-09-08 11:37:42 +02:00
CMakeLists.txt Remove broken opal node-type 2024-10-31 11:07:52 +01:00
CODEOWNERS update codeowner 2024-08-30 12:23:02 +02:00
CONTRIBUTING.md contributing: add reference to contributing guidelines in documentation 2024-11-18 09:26:55 +01:00
flake.lock nix: Update Flake inputs 2024-08-13 13:12:47 +02:00
flake.nix fix(nix): Remove shellHook 2024-11-03 11:08:23 +01:00
LICENSE Make project REUSE compliant 2023-09-07 11:16:04 +02:00
README.md Fix missing copyright year in README.md 2024-11-18 09:26:55 +01:00

VILLASnode

build status

This is VILLASnode, a gateway for processing and forwardning simulation data between real-time simulators. VILLASnode is a client/server application to connect simulation equipment and software such as:

  • OPAL-RT RT-LAB,
  • RTDS GTFPGA cards,
  • RTDS GTWIF cards,
  • Simulink,
  • LabView,
  • and FPGA models

by using protocols such as:

  • IEEE 802.2 Ethernet / IP / UDP,
  • ZeroMQ & nanomsg,
  • MQTT & AMQP
  • WebSockets
  • Shared Memory
  • Files
  • IEC 61850 Sampled Values / GOOSE
  • Analog/Digital IO via Comedi drivers
  • Infiniband (ibverbs)

It's designed with a focus on very low latency to achieve real-time exchange of simulation data. VILLASnode is used in distributed- and co-simulation scenarios and developed for the field of power grid simulation at the EON Energy Research Center in Aachen, Germany.

Documentation

User documentation is available here: https://villas.fein-aachen.org/docs/

Contributing

All contributions are welcome! If you want to contribute to VILLASnode, please visit the contribution guidelines in our documentation.

License

This project is released under the terms of the Apache 2.0 license.

We kindly ask all academic publications employing components of VILLASframework to cite one of the following papers:

For other licensing options please consult Prof. Antonello Monti.

  • SPDX-FileCopyrightText: 2014-2024 Institute for Automation of Complex Power Systems, RWTH Aachen University
  • SPDX-FileCopyrightText: 2023-2024 OPAL-RT Germany GmbH
  • SPDX-FileCopyrightText: 2022-2024 Niklas Eiling niklas.eiling@eonerc.rwth-aachen.de
  • SPDX-FileCopyrightText: 2018-2024 Steffen Vogel post@steffenvogel.de
  • SPDX-FileCopyrightText: 2018 Daniel Krebs dkrebs@eonerc.rwth-aachen.de
  • SPDX-License-Identifier: Apache-2.0

Contact

EONERC ACS Logo

Institute for Automation of Complex Power Systems (ACS) EON Energy Research Center (EONERC) RWTH University Aachen, Germany