Mirrors/VILLASnode
1
0
Fork 0
mirror of https://git.rwth-aachen.de/acs/public/villas/node/ synced 2025-03-30 00:00:11 +01:00
Code Issues Releases Wiki Activity
VILLASnode/fpga/etc/fpga.json

576 lines
16 KiB
JSON
Raw Blame History

{
"affinity": 1,
"stats": 3,
"name": "villas-acs",
"logging": {
"level": 5,
"faciltities": [
"path",
"socket"
],
"file": "/var/log/villas-node.log",
"syslog": true
},
"http": {
"enabled": true,
"htdocs": "/villas/web/socket/",
"port": 80
},
"plugins": [
"simple_circuit.so",
"example_hook.so"
],
"fpgas": {
"vc707": {
"id": "10ee:7022",
"slot": "03:00.0",
"do_reset": true,
"ips": {
"bram_0_axi_bram_ctrl_0": {
"vlnv": "xilinx.com:ip:axi_bram_ctrl:4.0",
"size": 8192
},
"hier_0_axi_dma_axi_dma_0": {
"vlnv": "xilinx.com:ip:axi_dma:7.1",
"memory-view": {
"M_AXI_MM2S": {
"pcie_0_axi_pcie_0": {
"BAR0": {
"baseaddr": 0,
"highaddr": 4294967295,
"size": 4294967296
}
}
},
"M_AXI_S2MM": {
"pcie_0_axi_pcie_0": {
"BAR0": {
"baseaddr": 0,
"highaddr": 4294967295,
"size": 4294967296
}
}
},
"M_AXI_SG": {
"hier_0_axi_dma_axi_dma_0": {
"Reg": {
"baseaddr": 4096,
"highaddr": 8191,
"size": 4096
}
},
"hier_0_axi_dma_axi_dma_1": {
"Reg": {
"baseaddr": 8192,
"highaddr": 12287,
"size": 4096
}
},
"hier_0_axi_fifo_mm_s_0": {
"Mem0": {
"baseaddr": 12288,
"highaddr": 16383,
"size": 4096
},
"Mem1": {
"baseaddr": 16384,
"highaddr": 24575,
"size": 8192
}
},
"pcie_0_axi_pcie_intc_0": {
"Reg": {
"baseaddr": 24576,
"highaddr": 28671,
"size": 4096
}
},
"pcie_0_axi_reset_0": {
"Reg": {
"baseaddr": 28672,
"highaddr": 32767,
"size": 4096
}
},
"timer_0_axi_timer_0": {
"Reg": {
"baseaddr": 32768,
"highaddr": 36863,
"size": 4096
}
},
"hier_0_hls_dft_0": {
"Reg": {
"baseaddr": 36864,
"highaddr": 40959,
"size": 4096
}
},
"hier_0_rtds_axis_0": {
"reg0": {
"baseaddr": 40960,
"highaddr": 45055,
"size": 4096
}
},
"hier_0_axis_interconnect_0_axis_interconnect_0_xbar": {
"Reg": {
"baseaddr": 45056,
"highaddr": 49151,
"size": 4096
}
},
"bram_0_axi_bram_ctrl_0": {
"Mem0": {
"baseaddr": 49152,
"highaddr": 57343,
"size": 8192
}
},
"hier_0_rtds2gpu_0": {
"Reg": {
"baseaddr": 57344,
"highaddr": 61439,
"size": 4096
}
},
"hier_0_gpu2rtds_0": {
"Reg": {
"baseaddr": 61440,
"highaddr": 65535,
"size": 4096
}
},
"pcie_0_axi_pcie_0": {
"CTL0": {
"baseaddr": 268435456,
"highaddr": 536870911,
"size": 268435456
}
}
}
},
"ports": [
{
"role": "master",
"target": "hier_0_axis_interconnect_0_axis_interconnect_0_xbar:S01_AXIS",
"name": "MM2S"
},
{
"role": "slave",
"target": "hier_0_axis_interconnect_0_axis_interconnect_0_xbar:M01_AXIS",
"name": "S2MM"
}
],
"irqs": {
"mm2s_introut": "pcie_0_axi_pcie_intc_0:3",
"s2mm_introut": "pcie_0_axi_pcie_intc_0:4"
}
},
"hier_0_axi_dma_axi_dma_1": {
"vlnv": "xilinx.com:ip:axi_dma:7.1",
"memory-view": {
"M_AXI_MM2S": {
"pcie_0_axi_pcie_0": {
"BAR0": {
"baseaddr": 0,
"highaddr": 4294967295,
"size": 4294967296
}
}
},
"M_AXI_S2MM": {
"pcie_0_axi_pcie_0": {
"BAR0": {
"baseaddr": 0,
"highaddr": 4294967295,
"size": 4294967296
}
}
}
},
"ports": [
{
"role": "master",
"target": "hier_0_axis_interconnect_0_axis_interconnect_0_xbar:S06_AXIS",
"name": "MM2S"
},
{
"role": "slave",
"target": "hier_0_axis_interconnect_0_axis_interconnect_0_xbar:M06_AXIS",
"name": "S2MM"
}
],
"irqs": {
"mm2s_introut": "pcie_0_axi_pcie_intc_0:3",
"s2mm_introut": "pcie_0_axi_pcie_intc_0:4"
}
},
"hier_0_axi_fifo_mm_s_0": {
"vlnv": "xilinx.com:ip:axi_fifo_mm_s:4.1",
"ports": [
{
"role": "master",
"target": "hier_0_axis_interconnect_0_axis_interconnect_0_xbar:S02_AXIS",
"name": "STR_TXD"
},
{
"role": "slave",
"target": "hier_0_axis_interconnect_0_axis_interconnect_0_xbar:M02_AXIS",
"name": "STR_RXD"
}
],
"irqs": {
"interrupt": "pcie_0_axi_pcie_intc_0:2"
}
},
"hier_0_axis_data_fifo_0": {
"vlnv": "xilinx.com:ip:axis_data_fifo:1.1",
"ports": [
{
"role": "master",
"target": "hier_0_axis_interconnect_0_axis_interconnect_0_xbar:S03_AXIS",
"name": "AXIS"
},
{
"role": "slave",
"target": "hier_0_axis_interconnect_0_axis_interconnect_0_xbar:M03_AXIS",
"name": "AXIS"
}
]
},
"hier_0_axis_data_fifo_1": {
"vlnv": "xilinx.com:ip:axis_data_fifo:1.1",
"ports": [
{
"role": "master",
"target": "hier_0_axis_interconnect_0_axis_interconnect_0_xbar:S04_AXIS",
"name": "AXIS"
},
{
"role": "slave",
"target": "hier_0_axis_interconnect_0_axis_interconnect_0_xbar:M04_AXIS",
"name": "AXIS"
}
]
},
"hier_0_axis_interconnect_0_axis_interconnect_0_xbar": {
"vlnv": "xilinx.com:ip:axis_switch:1.1",
"ports": [
{
"role": "slave",
"target": "hier_0_rtds_axis_0:m_axis",
"name": "S00_AXIS"
},
{
"role": "master",
"target": "hier_0_rtds_axis_0:s_axis",
"name": "M00_AXIS"
},
{
"role": "slave",
"target": "hier_0_axi_dma_axi_dma_0:MM2S",
"name": "S01_AXIS"
},
{
"role": "master",
"target": "hier_0_axi_dma_axi_dma_0:S2MM",
"name": "M01_AXIS"
},
{
"role": "slave",
"target": "hier_0_axi_fifo_mm_s_0:STR_TXD",
"name": "S02_AXIS"
},
{
"role": "master",
"target": "hier_0_axi_fifo_mm_s_0:STR_RXD",
"name": "M02_AXIS"
},
{
"role": "slave",
"target": "hier_0_axis_data_fifo_0:AXIS",
"name": "S03_AXIS"
},
{
"role": "master",
"target": "hier_0_axis_data_fifo_0:AXIS",
"name": "M03_AXIS"
},
{
"role": "slave",
"target": "hier_0_axis_data_fifo_1:AXIS",
"name": "S04_AXIS"
},
{
"role": "master",
"target": "hier_0_axis_data_fifo_1:AXIS",
"name": "M04_AXIS"
},
{
"role": "slave",
"target": "hier_0_hls_dft_0:output_r",
"name": "S05_AXIS"
},
{
"role": "master",
"target": "hier_0_hls_dft_0:input_r",
"name": "M05_AXIS"
},
{
"role": "slave",
"target": "hier_0_axi_dma_axi_dma_1:MM2S",
"name": "S06_AXIS"
},
{
"role": "master",
"target": "hier_0_axi_dma_axi_dma_1:S2MM",
"name": "M06_AXIS"
},
{
"role": "slave",
"target": "hier_0_gpu2rtds_0:rtds_output",
"name": "S07_AXIS"
},
{
"role": "master",
"target": "hier_0_rtds2gpu_0:rtds_input",
"name": "M07_AXIS"
}
],
"num_ports": 8
},
"hier_0_gpu2rtds_0": {
"vlnv": "acs.eonerc.rwth-aachen.de:hls:gpu2rtds:1.0",
"ports": [
{
"role": "master",
"target": "hier_0_axis_interconnect_0_axis_interconnect_0_xbar:S07_AXIS",
"name": "rtds_output"
}
]
},
"hier_0_hls_dft_0": {
"vlnv": "acs.eonerc.rwth-aachen.de:hls:hls_dft:1.1",
"ports": [
{
"role": "master",
"target": "hier_0_axis_interconnect_0_axis_interconnect_0_xbar:S05_AXIS",
"name": "output_r"
},
{
"role": "slave",
"target": "hier_0_axis_interconnect_0_axis_interconnect_0_xbar:M05_AXIS",
"name": "input_r"
}
],
"irqs": {
"interrupt": "pcie_0_axi_pcie_intc_0:1"
}
},
"hier_0_rtds2gpu_0": {
"vlnv": "acs.eonerc.rwth-aachen.de:hls:rtds2gpu:1.1",
"memory-view": {
"m_axi_axi_mm": {
"pcie_0_axi_pcie_0": {
"BAR0": {
"baseaddr": 0,
"highaddr": 4294967295,
"size": 4294967296
}
}
}
},
"ports": [
{
"role": "slave",
"target": "hier_0_axis_interconnect_0_axis_interconnect_0_xbar:M07_AXIS",
"name": "rtds_input"
}
]
},
"hier_0_rtds_axis_0": {
"vlnv": "acs.eonerc.rwth-aachen.de:user:rtds_axis:1.0",
"ports": [
{
"role": "master",
"target": "hier_0_axis_interconnect_0_axis_interconnect_0_xbar:S00_AXIS",
"name": "m_axis"
},
{
"role": "slave",
"target": "hier_0_axis_interconnect_0_axis_interconnect_0_xbar:M00_AXIS",
"name": "s_axis"
}
],
"irqs": {
"irq_ts": "pcie_0_axi_pcie_intc_0:5",
"irq_overflow": "pcie_0_axi_pcie_intc_0:6",
"irq_case": "pcie_0_axi_pcie_intc_0:7"
}
},
"pcie_0_axi_pcie_0": {
"vlnv": "xilinx.com:ip:axi_pcie:2.8",
"memory-view": {
"M_AXI": {
"hier_0_axi_dma_axi_dma_0": {
"Reg": {
"baseaddr": 4096,
"highaddr": 8191,
"size": 4096
}
},
"hier_0_axi_dma_axi_dma_1": {
"Reg": {
"baseaddr": 8192,
"highaddr": 12287,
"size": 4096
}
},
"hier_0_axi_fifo_mm_s_0": {
"Mem0": {
"baseaddr": 12288,
"highaddr": 16383,
"size": 4096
},
"Mem1": {
"baseaddr": 16384,
"highaddr": 24575,
"size": 8192
}
},
"pcie_0_axi_pcie_intc_0": {
"Reg": {
"baseaddr": 24576,
"highaddr": 28671,
"size": 4096
}
},
"pcie_0_axi_reset_0": {
"Reg": {
"baseaddr": 28672,
"highaddr": 32767,
"size": 4096
}
},
"timer_0_axi_timer_0": {
"Reg": {
"baseaddr": 32768,
"highaddr": 36863,
"size": 4096
}
},
"hier_0_hls_dft_0": {
"Reg": {
"baseaddr": 36864,
"highaddr": 40959,
"size": 4096
}
},
"hier_0_rtds_axis_0": {
"reg0": {
"baseaddr": 40960,
"highaddr": 45055,
"size": 4096
}
},
"hier_0_axis_interconnect_0_axis_interconnect_0_xbar": {
"Reg": {
"baseaddr": 45056,
"highaddr": 49151,
"size": 4096
}
},
"bram_0_axi_bram_ctrl_0": {
"Mem0": {
"baseaddr": 49152,
"highaddr": 57343,
"size": 8192
}
},
"hier_0_rtds2gpu_0": {
"Reg": {
"baseaddr": 57344,
"highaddr": 61439,
"size": 4096
}
},
"hier_0_gpu2rtds_0": {
"Reg": {
"baseaddr": 61440,
"highaddr": 65535,
"size": 4096
}
},
"pcie_0_axi_pcie_0": {
"CTL0": {
"baseaddr": 268435456,
"highaddr": 536870911,
"size": 268435456
}
}
}
},
"axi_bars": {
"BAR0": {
"translation": 0,
"baseaddr": 0,
"highaddr": 4294967295,
"size": 4294967296
}
},
"pcie_bars": {
"BAR0": {
"translation": 0
}
}
},
"pcie_0_axi_pcie_intc_0": {
"vlnv": "acs.eonerc.rwth-aachen.de:user:axi_pcie_intc:1.0"
},
"pcie_0_axi_reset_0": {
"vlnv": "xilinx.com:ip:axi_gpio:2.0"
},
"timer_0_axi_timer_0": {
"vlnv": "xilinx.com:ip:axi_timer:2.0",
"irqs": {
"generateout0": "pcie_0_axi_pcie_intc_0:0"
}
}
}
}
},
"nodes": {
"dma_0": {
"type": "fpga",
"datamover": "dma_0",
"use_irqs": false
},
"dma_1": {
"type": "fpga",
"datamover": "dma_1",
"use_irqs": false
},
"fifo_0": {
"type": "fpga",
"datamover": "fifo_mm_s_0",
"use_irqs": false
},
"simple_circuit": {
"type": "cbuilder",
"model": "simple_circuit",
"timestep": 2.5000000000000001e-5,
"parameters": [
1.0,
0.001
]
}
},
"paths": [
{
"in": "dma_1",
"out": "simple_circuit",
"reverse": true
}
]
}
Reference in a new issue View git blame Copy permalink