mirror of
https://git.rwth-aachen.de/acs/public/villas/node/
synced 2025-03-23 00:00:01 +01:00
Steffen Vogel
f776cba693
The project is now also REUSE compliant: https://reuse.software/ Previous copyright holders have provided their acknowledgement to transition to the new license in the following GitHub PR: https://github.com/VILLASframework/fpga/pull/66 Signed-off-by: Steffen Vogel <post@steffenvogel.de>
19 lines
654 B
C++
19 lines
654 B
C++
/** Driver for wrapper around standard Xilinx Aurora (xilinx.com:ip:aurora_8b10b)
|
|
*
|
|
* Author: Steffen Vogel <post@steffenvogel.de>
|
|
* SPDX-FileCopyrightText: 2017-2022, Institute for Automation of Complex Power Systems, EONERC
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*********************************************************************************/
|
|
|
|
#include <cstdint>
|
|
|
|
#include <villas/utils.hpp>
|
|
|
|
#include <villas/fpga/ips/aurora_xilinx.hpp>
|
|
|
|
using namespace villas::fpga::ip;
|
|
|
|
static char n[] = "aurora_xilinx";
|
|
static char d[] = "Xilinx Aurora 8B/10B.";
|
|
static char v[] = "xilinx.com:ip:aurora_8b10b:";
|
|
static NodePlugin<AuroraXilinx, n, d, v> f;
|