This website requires JavaScript.
Explore
Help
Sign in
Mirrors
/
VILLASnode
Watch
1
Star
0
Fork
You've already forked VILLASnode
0
mirror of
https://git.rwth-aachen.de/acs/public/villas/node/
synced
2025-03-30 00:00:11 +01:00
Code
Issues
Releases
Wiki
Activity
967e39e36c
VILLASnode
/
fpga
/
etc
History
Daniel Krebs
68e5481d97
config: new config for changed bitstream
...
AXI-BAR0 on PCIe bridge now allows access to whole PCI address space.
2018-05-15 18:04:24 +02:00
..
fpga-simple.conf
imported source code from VILLASfpga repo and made it compile
2017-11-21 21:31:08 +01:00
fpga.conf
imported source code from VILLASfpga repo and made it compile
2017-11-21 21:31:08 +01:00
fpga.json
config: new config for changed bitstream
2018-05-15 18:04:24 +02:00