1
0
Fork 0
mirror of https://git.rwth-aachen.de/acs/public/villas/node/ synced 2025-03-23 00:00:01 +01:00
VILLASnode/fpga
Pascal Henry Bauer 3db2005bbf removed duplicated declarations
Signed-off-by: Pascal Henry Bauer <pascal.bauer@rwth-aachen.de>
2023-02-10 13:34:20 +01:00
..
.reuse relicense project to Apache 2.0 2023-01-07 17:20:15 +01:00
.vscode rework MemoryBlock use to make use of shared_ptr so the lifetime of the objects is properly tracked 2023-01-30 16:09:09 +01:00
cmake fixup copyright texts 2023-01-07 17:32:48 +01:00
common@90e0c3df70 add more configuration options to villas-fpga-ctrl 2023-01-30 16:12:15 +01:00
doc/pictures imported source code from VILLASfpga repo and made it compile 2017-11-21 21:31:08 +01:00
etc Revert "core: move configuration of polling mode to parse()" 2022-12-05 10:36:45 +01:00
gpu remove old Doxygen comments 2023-01-07 17:33:54 +01:00
include/villas/fpga removed duplicated declarations 2023-02-10 13:34:20 +01:00
lib removed duplicate implementation 2023-02-10 13:34:20 +01:00
LICENSES fix copyright notices in license files 2023-01-09 08:10:12 +01:00
scripts fixup copyright texts 2023-01-07 17:32:48 +01:00
src enable reading from stdin to DMA in villas-fpga-ctrl 2023-01-30 16:12:16 +01:00
tests/unit add check for missed interrupts when handling reads 2023-01-30 16:12:16 +01:00
thirdparty update libxil submodule 2023-01-11 09:40:23 +01:00
.dockerignore fixup copyright texts 2023-01-07 17:32:48 +01:00
.editorconfig fixup copyright texts 2023-01-07 17:32:48 +01:00
.gitignore fixup copyright texts 2023-01-07 17:32:48 +01:00
.gitlab-ci.yml fixup copyright texts 2023-01-07 17:32:48 +01:00
.gitmodules fixup copyright texts 2023-01-07 17:32:48 +01:00
CHANGELOG.md fixup copyright texts 2023-01-07 17:32:48 +01:00
CMakeLists.txt fix broken CMakeLists 2023-01-09 11:21:05 +01:00
Dockerfile fixup copyright texts 2023-01-07 17:32:48 +01:00
libvillas-fpga.pc.in fixup copyright texts 2023-01-07 17:32:48 +01:00
past-commits.txt fixup copyright texts 2023-01-07 17:32:48 +01:00
README.md clean up README.md 2023-01-30 16:12:16 +01:00

VILLASfpga

build status

VILLASfpga provides a flexbible, real-time capable interconnect between FPGAs and Linux, e.g., to connect simulators and devices for hardware-in-the loop simulations. VILLASfpga can guarantee fixed latencies in the nanosecond range. VILLASfpga supports Xilinx FPGAs connected to a Linux system via PCI-Express or via a platform bus as found on MPSoC devices.

Documentation

User documentation is available here: https://villas.fein-aachen.org/doc/fpga.html

License

This project is released under the terms of the Apache 2.0 license:

SPDX-FileCopyrightText: 2022-2023 Niklas Eiling SPDX-FileCopyrightText: 2018-2023 Steffen Vogel SPDX-FileCopyrightText: 2018 Daniel Krebs SPDX-License-Identifier: Apache-2.0

We kindly ask all academic publications employing components of VILLASframework to cite one of the following papers:

Contact

Institute for Automation of Complex Power Systems (ACS) RWTH University Aachen, Germany