1
0
Fork 0
mirror of https://git.rwth-aachen.de/acs/public/villas/node/ synced 2025-03-09 00:00:00 +01:00
No description
Find a file
2020-07-06 14:03:45 +02:00
clients refactor: improve code-style 2020-07-01 17:07:16 +02:00
cmake more CI fixes 2020-06-08 01:49:46 +02:00
common@9ea08ef84b update VILLAScommon submodule 2020-07-06 14:03:45 +02:00
doc update copyright year to 2020 2020-01-20 17:17:00 +01:00
etc add signal definition for villas-web example config 2020-07-06 14:03:44 +02:00
fpga@0796f835af update VILLASfpga submodule 2020-07-01 17:07:16 +02:00
include/villas signal: last bug fixes for output signal api 2020-07-06 14:03:45 +02:00
lib io: fix typo 2020-07-06 14:03:45 +02:00
packaging deps: build shared library for spdlog 2020-07-01 17:58:16 +02:00
plugins refactor: improve code-style 2020-07-01 17:07:16 +02:00
python python: fix flake8 error 2020-07-06 13:55:40 +02:00
src add more nullptr checks after memory allocations 2020-07-06 14:03:43 +02:00
tests add more nullptr checks after memory allocations 2020-07-06 14:03:43 +02:00
tools api: add little shell script to query the VILLASnode API 2020-07-06 14:03:43 +02:00
web update copyright year to 2020 2020-01-20 17:17:00 +01:00
.dockerignore docker: add more dirs to ignore 2019-01-14 14:50:35 +01:00
.editorconfig indent configuration files with 8 spaces equivalent 2019-03-26 15:39:07 +01:00
.gitignore gitignore: ignore all build files 2018-11-30 21:40:36 +01:00
.gitlab-ci.yml cmake: only build FPGA support if libxil is present 2020-07-01 17:33:29 +02:00
.gitmodules fpga: add submodule 2020-07-01 17:07:15 +02:00
CHANGELOG.md update old GitLab repo locations 2020-02-02 13:10:41 +01:00
CMakeLists.txt cmake: only build FPGA support if libxil is present 2020-07-01 17:33:29 +02:00
CONTRIBUTING.md fix CONTRIBUTING.md 2018-07-04 17:57:06 +02:00
COPYING.md added license 2017-04-27 12:51:35 +02:00
README.md update old GitLab repo locations 2020-02-02 13:10:41 +01:00

VILLASnode

build status coverage report

This is VILLASnode, a gateway for processing and forwardning simulation data between real-time simulators. VILLASnode is a client/server application to connect simulation equipment and software such as:

  • OPAL-RT RT-LAB,
  • RTDS GTFPGA cards,
  • RTDS GTWIF cards,
  • Simulink,
  • LabView,
  • and FPGA models

by using protcols such as:

  • IEEE 802.2 Ethernet / IP / UDP,
  • ZeroMQ & nanomsg,
  • MQTT & AMQP
  • WebSockets
  • Shared Memory
  • Files
  • IEC 61850 Sampled Values / GOOSE
  • Analog/Digital IO via Comedi drivers
  • Infiniband (ibverbs)

It's designed with a focus on very low latency to achieve real-time exchange of simulation data. VILLASnode is used in distributed- and co-simulation scenarios and developed for the field of power grid simulation at the EON Energy Research Center in Aachen, Germany.

Documentation

User documentation is available here: https://villas.fein-aachen.org/doc/node.html

2014-2020, Institute for Automation of Complex Power Systems, EONERC

License

This project is released under the terms of the GPL version 3.

We kindly ask all academic publications employing components of VILLASframework to cite one of the following papers:

This program is free software: you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation, either version 3 of the License, or
any later version.

This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

You should have received a copy of the GNU General Public License
along with this program.  If not, see <http://www.gnu.org/licenses/>.

For other licensing options please consult Prof. Antonello Monti.

Contact

EONERC ACS Logo

Institute for Automation of Complex Power Systems (ACS)
EON Energy Research Center (EONERC)
RWTH University Aachen, Germany