2014-06-24 16:45:01 +05:30
|
|
|
<html>
|
|
|
|
<head>
|
|
|
|
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
|
|
|
|
<title>
|
2014-08-21 12:51:40 +05:30
|
|
|
Xilinx Driver axipcie v3_0: Class Members - Variables
|
2014-06-24 16:45:01 +05:30
|
|
|
</title>
|
2014-08-21 12:51:40 +05:30
|
|
|
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
|
2014-06-24 16:45:01 +05:30
|
|
|
</head>
|
|
|
|
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
|
|
|
|
<hl>Software Drivers</hl>
|
|
|
|
<hr class="whs1">
|
2014-08-21 12:51:40 +05:30
|
|
|
|
|
|
|
<!-- Generated by Doxygen 1.6.1 -->
|
|
|
|
<div class="navigation" id="top">
|
|
|
|
<div class="tabs">
|
|
|
|
<ul>
|
|
|
|
<li><a href="index.html"><span>Main Page</span></a></li>
|
|
|
|
<li class="current"><a href="annotated.html"><span>Classes</span></a></li>
|
|
|
|
<li><a href="files.html"><span>Files</span></a></li>
|
|
|
|
</ul>
|
|
|
|
</div>
|
|
|
|
<div class="tabs">
|
|
|
|
<ul>
|
|
|
|
<li><a href="annotated.html"><span>Class List</span></a></li>
|
|
|
|
<li class="current"><a href="functions.html"><span>Class Members</span></a></li>
|
|
|
|
</ul>
|
|
|
|
</div>
|
|
|
|
<div class="tabs">
|
|
|
|
<ul>
|
|
|
|
<li><a href="functions.html"><span>All</span></a></li>
|
|
|
|
<li class="current"><a href="functions_vars.html"><span>Variables</span></a></li>
|
|
|
|
</ul>
|
|
|
|
</div>
|
2014-06-24 16:45:01 +05:30
|
|
|
</div>
|
2014-08-21 12:51:40 +05:30
|
|
|
<div class="contents">
|
|
|
|
<ul>
|
2014-06-24 16:45:01 +05:30
|
|
|
<li>BaseAddress
|
2014-08-21 12:51:40 +05:30
|
|
|
: <a class="el" href="struct_x_axi_pcie___config.html#aeaae24c4d235e2804e1b074fbbb8f334">XAxiPcie_Config</a>
|
|
|
|
</li>
|
|
|
|
<li>Config
|
|
|
|
: <a class="el" href="struct_x_axi_pcie.html#ab87e6544d15c1c11d8aaba5021606363">XAxiPcie</a>
|
|
|
|
</li>
|
|
|
|
<li>DeviceId
|
|
|
|
: <a class="el" href="struct_x_axi_pcie___config.html#a7fa7646a84832e59c778204a1e5b8403">XAxiPcie_Config</a>
|
|
|
|
</li>
|
|
|
|
<li>IncludeBarOffsetReg
|
|
|
|
: <a class="el" href="struct_x_axi_pcie___config.html#a57ad5737694668f53134af341ccf9428">XAxiPcie_Config</a>
|
|
|
|
</li>
|
|
|
|
<li>IncludeRootComplex
|
|
|
|
: <a class="el" href="struct_x_axi_pcie___config.html#a9cf8eebd3200725c2102ea9c1a5aea28">XAxiPcie_Config</a>
|
|
|
|
</li>
|
|
|
|
<li>IsReady
|
|
|
|
: <a class="el" href="struct_x_axi_pcie.html#aa3d7812e2f5b430c9a551f735b8e0c69">XAxiPcie</a>
|
|
|
|
</li>
|
|
|
|
<li>LocalBarsNum
|
|
|
|
: <a class="el" href="struct_x_axi_pcie___config.html#acc17a390741f66b2be44f17ef6e983d6">XAxiPcie_Config</a>
|
|
|
|
</li>
|
|
|
|
<li>LowerAddr
|
|
|
|
: <a class="el" href="struct_x_axi_pcie___bar_addr.html#a391e43cdec653f3299116b3a14f127af">XAxiPcie_BarAddr</a>
|
|
|
|
</li>
|
|
|
|
<li>MaxNumOfBuses
|
|
|
|
: <a class="el" href="struct_x_axi_pcie.html#a75ec06e432dfea5967d2912b2af901b0">XAxiPcie</a>
|
|
|
|
</li>
|
|
|
|
<li>UpperAddr
|
|
|
|
: <a class="el" href="struct_x_axi_pcie___bar_addr.html#a3a5ba3ab465659a83a0a76b63fcb104a">XAxiPcie_BarAddr</a>
|
|
|
|
</li>
|
|
|
|
</ul>
|
|
|
|
</div>
|
|
|
|
<p class="Copyright">
|
|
|
|
Copyright © 1995-2014 Xilinx, Inc. All rights reserved.
|
|
|
|
</p>
|
|
|
|
</body>
|
|
|
|
</html>
|