stv0g/embeddedsw
1
0
Fork 0
Code Issues Pull requests Releases Wiki Activity

Coresight : Modified makefile according to latest compiler

Browse source 
This patch modifies the makefile by removing the unnecessary
compiler checks. With the latest compiler names, this check
is not required.

Signed-off-by: Venkata Naga Sai Krishna Kolapalli <venkatan@xilinx.com>
Acked By: Sadanand Mutyala <sadanan@xilinx.com>
This commit is contained in:
Venkata Naga Sai Krishna Kolapalli 2015-08-18 18:28:55 +05:30 • committed by Nava kishore Manne
parent 0ede20560d
commit 0546b2b8db
3 changed files with 2 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
XilinxProcessorIPLib/drivers/coresightps_dcc/src/Makefile
View file

@ -8,10 +8,6 @@ LIB=libxil.a
CC_FLAGS = $(COMPILER_FLAGS)
ECC_FLAGS = $(EXTRA_COMPILER_FLAGS)
ifeq ($(notdir $(COMPILER)), arm-none-eabi-gcc)
ECC_FLAGS += -mcpu=cortex-r5
endif
RELEASEDIR=../../../lib
INCLUDEDIR=../../../include
INCLUDES=-I./. -I${INCLUDEDIR}

1
XilinxProcessorIPLib/drivers/coresightps_dcc/src/xcoresightpsdcc.c
View file

@ -49,6 +49,7 @@
* ----- ----- -------- -----------------------------------------------
* 1.00 kvn 02/14/15 First release
* 1.1 kvn 06/12/15 Add support for Zynq Ultrascale+ MP.
* kvn 08/18/15 Modified Makefile according to compiler changes.
*
* </pre>
*

1
XilinxProcessorIPLib/drivers/coresightps_dcc/src/xcoresightpsdcc.h
View file

@ -54,6 +54,7 @@
* ----- ----- -------- -----------------------------------------------
* 1.00 kvn 02/14/15 First release
* 1.1 kvn 06/12/15 Add support for Zynq Ultrascale+ MP.
* kvn 08/18/15 Modified Makefile according to compiler changes.
*
* </pre>
*