stv0g/embeddedsw
1
0
Fork 0
Code Issues Pull requests Releases Wiki Activity

dp: rx: Added MST MSA offsets for streams 2, 3, and 4.

Browse source 
Signed-off-by: Andrei-Liviu Simion <andrei.simion@xilinx.com>
This commit is contained in:
Andrei-Liviu Simion 2015-01-15 14:12:37 -08:00 • committed by Nava kishore Manne
parent 6157f90f4d
commit 1cb3119c90
1 changed files with 30 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

31
XilinxProcessorIPLib/drivers/dp/src/xdprx_hw.h
View file

@ -351,7 +351,7 @@
/** @name DPRX core registers: Main stream attributes for SST / MST STREAM1. /** @name DPRX core registers: Main stream attributes for SST / MST STREAM1.
* @{ * @{
*/ */
#define XDPTX_STREAM1_MSA_START 0x500 /**< Start of the MSA registers #define XDPRX_STREAM1_MSA_START 0x500 /**< Start of the MSA registers
for stream 1. */ for stream 1. */
#define XDPRX_MSA_HRES 0x500 /**< Number of active pixels per #define XDPRX_MSA_HRES 0x500 /**< Number of active pixels per
line (the horizontal line (the horizontal
@ -394,6 +394,35 @@
VB-ID value. */ VB-ID value. */
/* @} */ /* @} */
/** @name DPRX core registers: Main stream attributes for MST STREAM2, 3, and 4.
* @{
*/
#define XDPRX_STREAM2_MSA_START 0x540 /**< Start of the MSA registers
for stream 2. */
#define XDPRX_STREAM2_MSA_START_OFFSET (XDPRX_STREAM2_MSA_START - \
XDPRX_STREAM1_MSA_START) /**< The MSA registers for
stream 2 are at an
offset from the
corresponding registers
of stream 1. */
#define XDPRX_STREAM3_MSA_START 0x580 /**< Start of the MSA registers
for stream 3. */
#define XDPRX_STREAM3_MSA_START_OFFSET (XDPRX_STREAM3_MSA_START - \
XDPRX_STREAM1_MSA_START) /**< The MSA registers for
stream 3 are at an
offset from the
corresponding registers
of stream 1. */
#define XDPRX_STREAM4_MSA_START 0x5C0 /**< Start of the MSA registers
for stream 4. */
#define XDPRX_STREAM4_MSA_START_OFFSET (XDPRX_STREAM4_MSA_START - \
XDPRX_STREAM1_MSA_START) /**< The MSA registers for
stream 4 are at an
offset from the
corresponding registers
of stream 1. */
/* @} */
/******************* Macros (Inline Functions) Definitions ********************/ /******************* Macros (Inline Functions) Definitions ********************/
/** @name Register access macro definitions. /** @name Register access macro definitions.