stv0g/embeddedsw
1
0
Fork 0
Code Issues Pull requests Releases Wiki Activity

dp: rx: Fixed names of some incorrectly used definitions.

Browse source 
Signed-off-by: Andrei-Liviu Simion <andrei.simion@xilinx.com>
This commit is contained in:
Andrei-Liviu Simion 2015-01-20 21:49:46 -08:00 • committed by Nava kishore Manne
parent 574034b189
commit 37dd178424
1 changed files with 7 additions and 7 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

14
XilinxProcessorIPLib/drivers/dp/src/xdprx.c
View file

@ -189,7 +189,7 @@ u32 XDprx_InitializeRx(XDprx *InstancePtr)
XDprx_SetLaneCount(InstancePtr, InstancePtr->LinkConfig.LaneCount);
/* Set the interrupt masks. */
XDprx_WriteReg(InstancePtr->Config.BaseAddr, XDPRX_INTERRUPT_MASK,
~XDPRX_INTERRUPT_MASK_ALL);
~XDPRX_INTERRUPT_MASK_ALL_MASK);
/* Enable the display timing generator. */
XDprx_DtgEn(InstancePtr);
@ -314,9 +314,9 @@ void XDprx_SetLinkRate(XDprx *InstancePtr, u8 LinkRate)
/* Verify arguments. */
Xil_AssertVoid(InstancePtr != NULL);
Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
Xil_AssertVoid((LinkRate == XDPRX_LINK_BW_SET_162GBPS) ||
(LinkRate == XDPRX_LINK_BW_SET_270GBPS) ||
(LinkRate == XDPRX_LINK_BW_SET_540GBPS));
Xil_AssertVoid((LinkRate == XDPRX_OVER_LINK_BW_SET_162GBPS) ||
(LinkRate == XDPRX_OVER_LINK_BW_SET_270GBPS) ||
(LinkRate == XDPRX_OVER_LINK_BW_SET_540GBPS));
InstancePtr->LinkConfig.LinkRate = LinkRate;
@ -348,9 +348,9 @@ void XDprx_SetLaneCount(XDprx *InstancePtr, u8 LaneCount)
/* Verify arguments. */
Xil_AssertVoid(InstancePtr != NULL);
Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
Xil_AssertVoid((LaneCount == XDPRX_LANE_COUNT_SET_1) ||
(LaneCount == XDPRX_LANE_COUNT_SET_2) ||
(LaneCount == XDPRX_LANE_COUNT_SET_4));
Xil_AssertVoid((LaneCount == XDPRX_OVER_LANE_COUNT_SET_1) ||
(LaneCount == XDPRX_OVER_LANE_COUNT_SET_2) ||
(LaneCount == XDPRX_OVER_LANE_COUNT_SET_4));
InstancePtr->LinkConfig.LaneCount = LaneCount;