stv0g/embeddedsw
1
0
Fork 0
Code Issues Pull requests Releases Wiki Activity

dp: Defined macro for the maximum number of ports.

Browse source 
Signed-off-by: Andrei-Liviu Simion <andrei.simion@xilinx.com>
This commit is contained in:
Andrei-Liviu Simion 2015-06-30 20:12:42 -07:00 • committed by Nava kishore Manne
parent 5ef7193688
commit cd39ad1cfc
4 changed files with 21 additions and 16 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
XilinxProcessorIPLib/drivers/dp/examples/xdp_rx_mst_example.c
View file

@ -489,7 +489,7 @@ static void Dprx_SetupDownTopology(XDp *InstancePtr)
u8 GuidIndex;
/* Ensure that all ports are not exposed in the link address. */
for (PortIndex = 0; PortIndex < 16; PortIndex++) {
for (PortIndex = 0; PortIndex < XDP_MAX_NPORTS; PortIndex++) {
XDp_RxMstExposePort(InstancePtr, PortIndex, 0);
}
@ -505,7 +505,7 @@ static void Dprx_SetupDownTopology(XDp *InstancePtr)
/* Configure the unique port number and GUID for all possible downstream
* sinks. */
for (PortIndex = 1; PortIndex < 16; PortIndex++) {
for (PortIndex = 1; PortIndex < XDP_MAX_NPORTS; PortIndex++) {
/* Set the GUID to a repeating pattern of the port number. */
for (GuidIndex = 0; GuidIndex < XDP_GUID_NBYTES; GuidIndex++) {
Port.Guid[GuidIndex] = PortIndex;

12
XilinxProcessorIPLib/drivers/dp/src/xdp.h
View file

@ -627,9 +627,10 @@ typedef struct {
of the branch device. */
u8 NumPorts; /**< The number of ports associated with
this branch device. */
XDp_SbMsgLinkAddressReplyPortDetail PortDetails[16]; /**< An array
describing all ports attached to
this branch device. */
XDp_SbMsgLinkAddressReplyPortDetail PortDetails[XDP_MAX_NPORTS]; /**< An
array describing all ports
attached to this branch
device. */
} XDp_SbMsgLinkAddressReplyDeviceInfo;
/**
@ -715,8 +716,9 @@ typedef struct {
u8 PayloadTable[64]; /**< The payload table of the RX
representing allocated bandwidth
per stream. */
XDp_RxPort Ports[16]; /**< Port information additional to that
contained in LinkAddressInfo. */
XDp_RxPort Ports[XDP_MAX_NPORTS]; /**< Port information additional to
that contained in
LinkAddressInfo. */
} XDp_RxTopology;
/******************************************************************************/

3
XilinxProcessorIPLib/drivers/dp/src/xdp_hw.h
View file

@ -2409,6 +2409,9 @@
I2C map of each port. */
#define XDP_GUID_NBYTES 16 /**< The number of bytes for
the global unique ID. */
#define XDP_MAX_NPORTS 16 /**< The maximum number of
ports connected to a
DisplayPort device. */
/******************* Macros (Inline Functions) Definitions ********************/

18
XilinxProcessorIPLib/drivers/dp/src/xdp_mst.c
View file

@ -2415,7 +2415,7 @@ XDp_RxIicMapEntry *XDp_RxGetIicMapEntry(XDp *InstancePtr, u8 PortNum,
Xil_AssertNonvoid(InstancePtr != NULL);
Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
Xil_AssertNonvoid(XDp_GetCoreType(InstancePtr) == XDP_RX);
Xil_AssertNonvoid(PortNum <= 15);
Xil_AssertNonvoid(PortNum < XDP_MAX_NPORTS);
IicMap = InstancePtr->RxInstance.Topology.Ports[PortNum].IicMap;
@ -2465,7 +2465,7 @@ u32 XDp_RxSetIicMapEntry(XDp *InstancePtr, u8 PortNum, u8 IicAddress,
Xil_AssertNonvoid(InstancePtr != NULL);
Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
Xil_AssertNonvoid(XDp_GetCoreType(InstancePtr) == XDP_RX);
Xil_AssertNonvoid(PortNum <= 15);
Xil_AssertNonvoid(PortNum < XDP_MAX_NPORTS);
Xil_AssertNonvoid(ReadData != NULL);
IicMapEntry = XDp_RxGetIicMapEntry(InstancePtr, PortNum, IicAddress);
@ -2508,7 +2508,7 @@ void XDp_RxSetDpcdMap(XDp *InstancePtr, u8 PortNum, u32 StartAddr, u32 NumBytes,
Xil_AssertVoid(InstancePtr != NULL);
Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
Xil_AssertVoid(XDp_GetCoreType(InstancePtr) == XDP_RX);
Xil_AssertVoid(PortNum <= 15);
Xil_AssertVoid(PortNum < XDP_MAX_NPORTS);
Xil_AssertVoid(DpcdMap != NULL);
InstancePtr->RxInstance.Topology.Ports[PortNum].DpcdMap.DataPtr =
@ -2547,7 +2547,7 @@ void XDp_RxMstExposePort(XDp *InstancePtr, u8 PortNum, u8 Expose)
Xil_AssertVoid(InstancePtr != NULL);
Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
Xil_AssertVoid(XDp_GetCoreType(InstancePtr) == XDP_RX);
Xil_AssertVoid(PortNum <= 15);
Xil_AssertVoid(PortNum < XDP_MAX_NPORTS);
Xil_AssertVoid((Expose == 0) || (Expose == 1));
InstancePtr->RxInstance.Topology.Ports[PortNum].Exposed = Expose;
@ -2589,7 +2589,7 @@ void XDp_RxMstSetPort(XDp *InstancePtr, u8 PortNum,
Xil_AssertVoid(InstancePtr != NULL);
Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
Xil_AssertVoid(XDp_GetCoreType(InstancePtr) == XDP_RX);
Xil_AssertVoid(PortNum <= 15);
Xil_AssertVoid(PortNum < XDP_MAX_NPORTS);
Xil_AssertVoid(PortDetails != NULL);
Port = &InstancePtr->RxInstance.Topology.LinkAddressInfo.
@ -2640,7 +2640,7 @@ void XDp_RxMstSetInputPort(XDp *InstancePtr, u8 PortNum,
Xil_AssertVoid(InstancePtr != NULL);
Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
Xil_AssertVoid(XDp_GetCoreType(InstancePtr) == XDP_RX);
Xil_AssertVoid(PortNum <= 15);
Xil_AssertVoid(PortNum < XDP_MAX_NPORTS);
Branch = &InstancePtr->RxInstance.Topology.LinkAddressInfo;
Port = &Branch->PortDetails[PortNum];
@ -2687,7 +2687,7 @@ void XDp_RxMstSetPbn(XDp *InstancePtr, u8 PortNum, u16 PbnVal)
Xil_AssertVoid(InstancePtr != NULL);
Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
Xil_AssertVoid(XDp_GetCoreType(InstancePtr) == XDP_RX);
Xil_AssertVoid(PortNum <= 15);
Xil_AssertVoid(PortNum < XDP_MAX_NPORTS);
InstancePtr->RxInstance.Topology.Ports[PortNum].FullPbn = PbnVal;
InstancePtr->RxInstance.Topology.Ports[PortNum].AvailPbn = PbnVal;
@ -3045,7 +3045,7 @@ static void XDp_RxDeviceInfoToRawData(XDp *InstancePtr, XDp_SidebandMsg *Msg)
Msg->Body.MsgData[ReplyIndex++] = Topology->LinkAddressInfo.NumPorts;
/* For each port of the current device, obtain the details. */
for (PortIndex = 0; PortIndex < 16; PortIndex++) {
for (PortIndex = 0; PortIndex < XDP_MAX_NPORTS; PortIndex++) {
if (!Topology->Ports[PortIndex].Exposed) {
/* Current port is not exposed. */
continue;
@ -3175,7 +3175,7 @@ static void XDp_RxSetAvailPbn(XDp *InstancePtr, XDp_SidebandMsg *Msg)
Topology = &InstancePtr->RxInstance.Topology;
if (Msg->Body.MsgData[0] == XDP_SBMSG_CLEAR_PAYLOAD_ID_TABLE) {
for (Index = 0; Index < 16; Index++) {
for (Index = 0; Index < XDP_MAX_NPORTS; Index++) {
Topology->Ports[Index].AvailPbn =
Topology->Ports[Index].FullPbn;
}