stv0g/embeddedsw
1
0
Fork 0
Code Issues Pull requests Releases Wiki Activity

video_common: Validity check in EDID example for standard timings parsing.

Browse source 
Signed-off-by: Andrei-Liviu Simion <andrei.simion@xilinx.com>
This commit is contained in:
Andrei-Liviu Simion 2014-12-11 16:43:42 -08:00 • committed by Nava kishore Manne
parent 8c7507f4f2
commit e10c5b0ec2
1 changed files with 5 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

5
XilinxProcessorIPLib/drivers/video_common/examples/xedid_print_example.c
View file

@ -448,6 +448,11 @@ static void Edid_Print_StdTimings(u8 *EdidRaw)
xil_printf("Standard timings:\n"); xil_printf("Standard timings:\n");
for (Index = 0; Index < 8; Index++) { for (Index = 0; Index < 8; Index++) {
if (EdidRaw[XEDID_STD_TIMINGS_H(Index + 1)] <= 1) {
/* Not a valid standard timing. */
continue;
}
xil_printf("\t%dx%d @ %dHz supported.\n", xil_printf("\t%dx%d @ %dHz supported.\n",
XEDID_GET_STD_TIMINGS_H(EdidRaw, Index + 1), XEDID_GET_STD_TIMINGS_H(EdidRaw, Index + 1),
XEDID_GET_STD_TIMINGS_V(EdidRaw, Index + 1), XEDID_GET_STD_TIMINGS_V(EdidRaw, Index + 1),