Xilinx Processor IP Library

Software Drivers

---

 

- x -

• XQSPIPS_CR_CPHA_MASK : xqspips_hw.h
• XQSPIPS_CR_CPOL_MASK : xqspips_hw.h
• XQSPIPS_CR_DATA_SZ_MASK : xqspips_hw.h
• XQSPIPS_CR_ENDIAN_MASK : xqspips_hw.h
• XQSPIPS_CR_HOLD_B_MASK : xqspips_hw.h
• XQSPIPS_CR_IFMODE_MASK : xqspips_hw.h
• XQSPIPS_CR_MANSTRT_MASK : xqspips_hw.h
• XQSPIPS_CR_MANSTRTEN_MASK : xqspips_hw.h
• XQSPIPS_CR_MSTREN_MASK : xqspips_hw.h
• XQSPIPS_CR_OFFSET : xqspips_hw.h
• XQSPIPS_CR_PRESC_MASK : xqspips_hw.h
• XQSPIPS_CR_PRESC_MAXIMUM : xqspips_hw.h
• XQSPIPS_CR_PRESC_SHIFT : xqspips_hw.h
• XQSPIPS_CR_SSCTRL_MASK : xqspips_hw.h
• XQSPIPS_CR_SSCTRL_SHIFT : xqspips_hw.h
• XQSPIPS_CR_SSFORCE_MASK : xqspips_hw.h
• XQSPIPS_DR_AFTER_MASK : xqspips_hw.h
• XQSPIPS_DR_AFTER_SHIFT : xqspips_hw.h
• XQSPIPS_DR_BTWN_MASK : xqspips_hw.h
• XQSPIPS_DR_BTWN_SHIFT : xqspips_hw.h
• XQSPIPS_DR_INIT_MASK : xqspips_hw.h
• XQSPIPS_DR_NSS_MASK : xqspips_hw.h
• XQSPIPS_DR_NSS_SHIFT : xqspips_hw.h
• XQSPIPS_DR_OFFSET : xqspips_hw.h
• XQSPIPS_ER_ENABLE_MASK : xqspips_hw.h
• XQSPIPS_ER_OFFSET : xqspips_hw.h
• XQSPIPS_FIFO_DEPTH : xqspips_hw.h
• XQSPIPS_GPIO_OFFSET : xqspips_hw.h
• XQSPIPS_IDR_OFFSET : xqspips_hw.h
• XQSPIPS_IER_OFFSET : xqspips_hw.h
• XQSPIPS_IMR_OFFSET : xqspips_hw.h
• XQSPIPS_ISR_RESET_STATE : xqspips_hw.h
• XQSPIPS_IXR_DFLT_MASK : xqspips_hw.h
• XQSPIPS_IXR_DISABLE_ALL : xqspips_hw.h
• XQSPIPS_IXR_RXFULL_MASK : xqspips_hw.h
• XQSPIPS_IXR_RXNEMPTY_MASK : xqspips_hw.h
• XQSPIPS_IXR_RXOVR_MASK : xqspips_hw.h
• XQSPIPS_IXR_TXFULL_MASK : xqspips_hw.h
• XQSPIPS_IXR_TXOW_MASK : xqspips_hw.h
• XQSPIPS_IXR_TXUF_MASK : xqspips_hw.h
• XQSPIPS_IXR_WR_TO_CLR_MASK : xqspips_hw.h
• XQSPIPS_LPBK_DLY_ADJ_OFFSET : xqspips_hw.h
• XQSPIPS_LPBK_DLY_ADJ_USE_LPBK_MASK : xqspips_hw.h
• XQSPIPS_LQSPI_CR_DUMMY_MASK : xqspips_hw.h
• XQSPIPS_LQSPI_CR_INST_MASK : xqspips_hw.h
• XQSPIPS_LQSPI_CR_LINEAR_MASK : xqspips_hw.h
• XQSPIPS_LQSPI_CR_MODE_BITS_MASK : xqspips_hw.h
• XQSPIPS_LQSPI_CR_MODE_EN_MASK : xqspips_hw.h
• XQSPIPS_LQSPI_CR_MODE_ON_MASK : xqspips_hw.h
• XQSPIPS_LQSPI_CR_OFFSET : xqspips_hw.h
• XQSPIPS_LQSPI_CR_RST_STATE : xqspips_hw.h
• XQSPIPS_LQSPI_CR_SEP_BUS_MASK : xqspips_hw.h
• XQSPIPS_LQSPI_CR_TWO_MEM_MASK : xqspips_hw.h
• XQSPIPS_LQSPI_CR_U_PAGE_MASK : xqspips_hw.h
• XQSPIPS_LQSPI_SR_D_FSM_ERR_MASK : xqspips_hw.h
• XQSPIPS_LQSPI_SR_OFFSET : xqspips_hw.h
• XQSPIPS_LQSPI_SR_WR_RECVD_MASK : xqspips_hw.h
• XQSPIPS_MOD_ID_OFFSET : xqspips_hw.h
• XQspiPs_ReadReg : xqspips_hw.h
• XQSPIPS_RXD_OFFSET : xqspips_hw.h
• XQSPIPS_RXWR_MASK : xqspips_hw.h
• XQSPIPS_RXWR_OFFSET : xqspips_hw.h
• XQSPIPS_RXWR_RESET_VALUE : xqspips_hw.h
• XQSPIPS_SICR_MASK : xqspips_hw.h
• XQSPIPS_SICR_OFFSET : xqspips_hw.h
• XQSPIPS_SR_OFFSET : xqspips_hw.h
• XQSPIPS_TXD_00_OFFSET : xqspips_hw.h
• XQSPIPS_TXD_01_OFFSET : xqspips_hw.h
• XQSPIPS_TXD_10_OFFSET : xqspips_hw.h
• XQSPIPS_TXD_11_OFFSET : xqspips_hw.h
• XQSPIPS_TXWR_MASK : xqspips_hw.h
• XQSPIPS_TXWR_OFFSET : xqspips_hw.h
• XQSPIPS_TXWR_RESET_VALUE : xqspips_hw.h
• XQspiPs_WriteReg : xqspips_hw.h

Copyright @ 1995-2014 Xilinx, Inc. All rights reserved.