Xilinx Processor IP Library

Software Drivers

---

 

- x -

• XYCC_16_BIT_COEF_SHIFT : xycrcb2rgb_hw.h
• XYCC_16_BIT_MASK : xycrcb2rgb_hw.h
• XYCC_8_BIT_MASK : xycrcb2rgb_hw.h
• XYCC_ACOEF_OFFSET : xycrcb2rgb_hw.h
• XYCC_ACT_SIZE_FIRST : xycrcb2rgb.h
• XYCC_ACT_SIZE_LAST : xycrcb2rgb.h
• XYCC_ACTIVE_SIZE_OFFSET : xycrcb2rgb_hw.h
• XYCC_ACTSIZE_NUM_LINE_MASK : xycrcb2rgb_hw.h
• XYCC_ACTSIZE_NUM_LINE_SHIFT : xycrcb2rgb_hw.h
• XYCC_ACTSIZE_NUM_PIXEL_MASK : xycrcb2rgb_hw.h
• XYCC_BCOEF_OFFSET : xycrcb2rgb_hw.h
• XYCC_BOFFSET_MASK : xycrcb2rgb_hw.h
• XYCC_BOFFSET_OFFSET : xycrcb2rgb_hw.h
• XYCC_CCOEF_OFFSET : xycrcb2rgb_hw.h
• XYCC_COEF_MASK : xycrcb2rgb_hw.h
• XYCC_CONTROL_OFFSET : xycrcb2rgb_hw.h
• XYCC_CTL_AUTORESET_MASK : xycrcb2rgb_hw.h
• XYCC_CTL_BPE_MASK : xycrcb2rgb_hw.h
• XYCC_CTL_RESET_MASK : xycrcb2rgb_hw.h
• XYCC_CTL_RUE_MASK : xycrcb2rgb_hw.h
• XYCC_CTL_SW_EN_MASK : xycrcb2rgb_hw.h
• XYCC_CTL_TPE_MASK : xycrcb2rgb_hw.h
• XYCC_DATA_WIDTH_10 : xycrcb2rgb_hw.h
• XYCC_DATA_WIDTH_12 : xycrcb2rgb_hw.h
• XYCC_DATA_WIDTH_16 : xycrcb2rgb_hw.h
• XYCC_DATA_WIDTH_8 : xycrcb2rgb_hw.h
• XYCC_DCOEF_OFFSET : xycrcb2rgb_hw.h
• XYCC_ERR_EOL_EARLY_MASK : xycrcb2rgb_hw.h
• XYCC_ERR_EOL_LATE_MASK : xycrcb2rgb_hw.h
• XYCC_ERR_SOF_EARLY_MASK : xycrcb2rgb_hw.h
• XYCC_ERR_SOF_LATE_MASK : xycrcb2rgb_hw.h
• XYCC_ERROR_OFFSET : xycrcb2rgb_hw.h
• XYCC_GOFFSET_MASK : xycrcb2rgb_hw.h
• XYCC_GOFFSET_OFFSET : xycrcb2rgb_hw.h
• XYCC_IER_OFFSET : xycrcb2rgb_hw.h
• XYCC_IRQ_EN_OFFSET : xycrcb2rgb_hw.h
• XYCC_ISR_OFFSET : xycrcb2rgb_hw.h
• XYCC_IXR_ALLINTR_MASK : xycrcb2rgb_hw.h
• XYCC_IXR_EOF_MASK : xycrcb2rgb_hw.h
• XYCC_IXR_PROCS_MASK : xycrcb2rgb_hw.h
• XYCC_IXR_SE_MASK : xycrcb2rgb_hw.h
• XYCC_ReadReg : xycrcb2rgb_hw.h
• XYCC_RGBMAX_MASK : xycrcb2rgb_hw.h
• XYCC_RGBMAX_MIN_FIRST : xycrcb2rgb.h
• XYCC_RGBMAX_MIN_LAST : xycrcb2rgb.h
• XYCC_RGBMAX_OFFSET : xycrcb2rgb_hw.h
• XYCC_RGBMIN_MASK : xycrcb2rgb_hw.h
• XYCC_RGBMIN_OFFSET : xycrcb2rgb_hw.h
• XYCC_RGBOFFSET_FIRST : xycrcb2rgb.h
• XYCC_RGBOFFSET_LAST : xycrcb2rgb.h
• XYCC_ROFFSET_MASK : xycrcb2rgb_hw.h
• XYCC_ROFFSET_OFFSET : xycrcb2rgb_hw.h
• XYCC_STATUS_OFFSET : xycrcb2rgb_hw.h
• XYCC_SYSDEBUG0_OFFSET : xycrcb2rgb_hw.h
• XYCC_SYSDEBUG1_OFFSET : xycrcb2rgb_hw.h
• XYCC_SYSDEBUG2_OFFSET : xycrcb2rgb_hw.h
• XYCC_VER_INTERNAL_SHIFT : xycrcb2rgb_hw.h
• XYCC_VER_MAJOR_MASK : xycrcb2rgb_hw.h
• XYCC_VER_MAJOR_SHIFT : xycrcb2rgb_hw.h
• XYCC_VER_MINOR_MASK : xycrcb2rgb_hw.h
• XYCC_VER_MINOR_SHIFT : xycrcb2rgb_hw.h
• XYCC_VER_PID_MASK : xycrcb2rgb_hw.h
• XYCC_VER_REV_MASK : xycrcb2rgb_hw.h
• XYCC_VER_REV_NUM_MASK : xycrcb2rgb_hw.h
• XYCC_VER_REV_SHIFT : xycrcb2rgb_hw.h
• XYCC_VERSION_OFFSET : xycrcb2rgb_hw.h
• XYCC_WriteReg : xycrcb2rgb_hw.h
• XYCrCb2Rgb_Disable : xycrcb2rgb.h
• XYCrCb2Rgb_Enable : xycrcb2rgb.h
• XYCRCB2RGB_H_ : xycrcb2rgb.h
• XYCRCB2RGB_HW_H_ : xycrcb2rgb_hw.h
• XYCrCb2Rgb_In32 : xycrcb2rgb_hw.h
• XYCrCb2Rgb_IntrClear : xycrcb2rgb.h
• XYCrCb2Rgb_IntrDisable : xycrcb2rgb.h
• XYCrCb2Rgb_IntrEnable : xycrcb2rgb.h
• XYCrCb2Rgb_IntrGetPending : xycrcb2rgb.h
• XYCrCb2Rgb_Max : xycrcb2rgb.h
• XYCrCb2Rgb_Out32 : xycrcb2rgb_hw.h
• XYCrCb2Rgb_ReadReg : xycrcb2rgb_hw.h
• XYCrCb2Rgb_RegUpdateDisable : xycrcb2rgb.h
• XYCrCb2Rgb_RegUpdateEnable : xycrcb2rgb.h
• XYCrCb2Rgb_Reset : xycrcb2rgb.h
• XYCrCb2Rgb_Start : xycrcb2rgb.h
• XYCrCb2Rgb_StatusGetPending : xycrcb2rgb.h
• XYCrCb2Rgb_Stop : xycrcb2rgb.h
• XYCrCb2Rgb_SyncReset : xycrcb2rgb.h
• XYCrCb2Rgb_WriteReg : xycrcb2rgb_hw.h

- y -

• YCC_ACTIVE_SIZE : xycrcb2rgb_hw.h
• YCC_CONTROL : xycrcb2rgb_hw.h
• YCC_CTL_CS_MASK : xycrcb2rgb_hw.h
• YCC_CTL_EN_MASK : xycrcb2rgb_hw.h
• YCC_CTL_RUE_MASK : xycrcb2rgb_hw.h
• YCC_ERROR : xycrcb2rgb_hw.h
• YCC_In32 : xycrcb2rgb_hw.h
• YCC_IRQ_EN : xycrcb2rgb_hw.h
• YCC_Out32 : xycrcb2rgb_hw.h
• YCC_RST_AUTORESET : xycrcb2rgb_hw.h
• YCC_RST_RESET : xycrcb2rgb_hw.h
• YCC_STATUS : xycrcb2rgb_hw.h
• YCC_SYSDEBUG0 : xycrcb2rgb_hw.h
• YCC_SYSDEBUG1 : xycrcb2rgb_hw.h
• YCC_SYSDEBUG2 : xycrcb2rgb_hw.h
• YCC_VERSION : xycrcb2rgb_hw.h

Copyright @ 1995-2014 Xilinx, Inc. All rights reserved.