![]() Add support for recognizing processor A53 or R5 to work for Zynq Ultrascale MPSoC Signed-off-by: Harini Katakam <harinik@xilinx.com> Reviewed-by: Anirudha Sarangi <anirudh@xilinx.com> |
||
---|---|---|
.. | ||
bsp | ||
sw_apps | ||
sw_services |
![]() Add support for recognizing processor A53 or R5 to work for Zynq Ultrascale MPSoC Signed-off-by: Harini Katakam <harinik@xilinx.com> Reviewed-by: Anirudha Sarangi <anirudh@xilinx.com> |
||
---|---|---|
.. | ||
bsp | ||
sw_apps | ||
sw_services |