Xilinx Embedded Software (embeddedsw) Development
Find a file
Andrei-Liviu Simion 332ba9d225 dp: tx: Training should fail if clock recovery fails on max voltage.
As required by DisplayPort compliance, the clock recovery sequence should
fail if all lanes haven't completed clock recovery on the first attempt
using the maximum voltage swing supported.

Signed-off-by: Andrei-Liviu Simion <andrei.simion@xilinx.com>
2015-07-07 00:12:05 +05:30
doc doc: update pdf for standalone bsp 2015-05-22 11:35:21 +05:30
lib Revert "sw_apps:zynqmp_fsbl: Changed alignment of MMU tables for A53" 2015-07-06 23:45:58 +05:30
ThirdParty/sw_services lwip: Update tcl to support User parameters 2015-06-20 13:08:14 +05:30
XilinxProcessorIPLib/drivers dp: tx: Training should fail if clock recovery fails on max voltage. 2015-07-07 00:12:05 +05:30