2c8f92039d
Added initial support Xilinx Embedded Software. Signed-off-by: Jagannadha Sutradharudu Teki <jaganna@xilinx.com>
63 lines
4.2 KiB
HTML
Executable file
63 lines
4.2 KiB
HTML
Executable file
<html>
|
|
<head>
|
|
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
|
|
<title>
|
|
tft v5_0
|
|
</title>
|
|
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
|
|
</head>
|
|
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
|
|
<hl>Software Drivers</hl>
|
|
<hr class="whs1">
|
|
<!-- Generated by Doxygen 1.4.5 -->
|
|
<div class="tabs">
|
|
<ul>
|
|
<li id="current"><a href="index.html"><span>Main Page</span></a></li>
|
|
<li><a href="annotated.html"><span>Classes</span></a></li>
|
|
<li><a href="files.html"><span>Files</span></a></li>
|
|
</ul></div>
|
|
<h1>tft v5_0</h1>
|
|
<p>
|
|
This header file contains the definitions and declarations for the high level driver to access the Xilinx TFT Controller Device.<p>
|
|
The device has the capability of displaying data onto a 640*480 VGA TFT screen. It can take up to 256K colors. There is no interrupt mode.<p>
|
|
The functions XTft_Setpixel and XTft_Getpixel are provided in the driver to write to and read from the individual pixels, the color values.<p>
|
|
These are generally stored in the assigned 2MB Video Memory which is configurable.<p>
|
|
Video Memory stores each pixel value in 32bits. Out of this 2MB memory which can hold 1024 pixels per line and 512 lines per frame data, only 640 pixels per line and 480 lines per frame are used.<p>
|
|
Each base color Red, Green, Blue is encoded using 6 bits which sums up to 18bits which is stored in the Dual port BRAM.<p>
|
|
<b>Initialization & Configuration</b><p>
|
|
The <a class="el" href="struct_x_tft___config.html">XTft_Config</a> structure is used by the driver to configure itself. This configuration structure is typically created by the tool-chain based on HW build properties.<p>
|
|
To support multiple runtime loading and initialization strategies employed by various operating systems, the driver instance can be initialized as follows:<p>
|
|
<ul>
|
|
<li>XTft_CfgInitialize(InstancePtr, CfgPtr, BaseAddress) - Uses a configuration structure provided by the caller. If running in a system with address translation, the provided virtual memory base address replaces the physical address present in the configuration structure.</li></ul>
|
|
<p>
|
|
<b>Interrupts</b><p>
|
|
The TFT device supports a single interrupt which is generated for a Vsync pulse.<p>
|
|
This driver does not provide a Interrupt Service Routine (ISR) for the device. It is the responsibility of the application to provide one if needed.<p>
|
|
<b>RTOS Independence</b><p>
|
|
This driver is intended to be RTOS and processor independent. It works with physical addresses only. Any needs for dynamic memory management, threads or thread mutual exclusion, virtual memory, or cache control must be satisfied by the layer above this driver.<p>
|
|
<pre>
|
|
MODIFICATION HISTORY:</pre><p>
|
|
<pre> Ver Who Date Changes
|
|
----- ---- -------- -----------------------------------------------
|
|
1.00a sg 03/24/08 First release
|
|
2.00a ktn 07/06/09 Added <a class="el" href="xtft_8c.html#cb4d26cfdd3917fc7fb5b64bd016555b">XTft_IntrEnable()</a>, <a class="el" href="xtft_8c.html#599a885eb110796c9b7e03103a4458f2">XTft_IntrDisable()</a>and,
|
|
<a class="el" href="xtft_8c.html#efc9f0b53c40bdd4b0fb639f45af6654">XTft_GetVsyncStatus()</a> functions to access newly added
|
|
Interrupt Enable and Status Register.
|
|
3.00a ktn 10/22/09 Updated driver to use the HAL APIs/macros.
|
|
Removed the macros XTft_mSetPixel and XTft_mGetPixel.
|
|
3.00a bss 01/16/12 Updated driver to remove warnings from asserts.
|
|
3.01a sg 05/30/12 Corrected the brace error introduced in
|
|
XTft_GetPixel while changing it from macro to
|
|
function for CR 647750.
|
|
3.02a bss 11/30/12 CR 690338 - Corrected the brace error introduced in
|
|
XTft_GetPixel for CR 647750.
|
|
4.00a bss 01/25/13 Added support for AXI TFT controller, this driver
|
|
can only be used for AXI TFT controller
|
|
XTft_WriteReg and XTft_ReadReg functions are updated
|
|
Removed all functionality associated with DCR access
|
|
PlbAccess and DcrBaseAddr are removed from the
|
|
<a class="el" href="struct_x_tft___config.html">XTft_Config</a> config structure
|
|
4.01a bss 11/01/13 Modified driver tcl to retrieve C_BASEADDR/C_HIGHADDR
|
|
CR#757359.
|
|
5.0 adk 19/12/13 Updated as per the New Tcl API's
|
|
</pre> Copyright @ 1995-2014 Xilinx, Inc. All rights reserved.
|