2c8f92039d
Added initial support Xilinx Embedded Software. Signed-off-by: Jagannadha Sutradharudu Teki <jaganna@xilinx.com>
291 lines
10 KiB
C
Executable file
291 lines
10 KiB
C
Executable file
/******************************************************************************
|
|
*
|
|
* Copyright (C) 2002 - 2014 Xilinx, Inc. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
* in the Software without restriction, including without limitation the rights
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
* furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* Use of the Software is limited solely to applications:
|
|
* (a) running on a Xilinx device, or
|
|
* (b) that interact with a Xilinx device through a bus or interconnect.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
|
|
* XILINX CONSORTIUM BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
|
|
* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF
|
|
* OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
|
|
* SOFTWARE.
|
|
*
|
|
* Except as contained in this notice, the name of the Xilinx shall not be used
|
|
* in advertising or otherwise to promote the sale, use or other dealings in
|
|
* this Software without prior written authorization from Xilinx.
|
|
*
|
|
******************************************************************************/
|
|
/*****************************************************************************/
|
|
/**
|
|
* @file xgpio_intr.c
|
|
*
|
|
* Implements GPIO interrupt processing functions for the XGpio driver.
|
|
* See xgpio.h for more information about the driver.
|
|
*
|
|
* The functions in this file require the hardware device to be built with
|
|
* interrupt capabilities. The functions will assert if called using hardware
|
|
* that does not have interrupt capabilities.
|
|
*
|
|
* <pre>
|
|
* MODIFICATION HISTORY:
|
|
*
|
|
* Ver Who Date Changes
|
|
* ----- ---- -------- -----------------------------------------------
|
|
* 2.00a jhl 11/26/03 Initial release
|
|
* 2.11a mta 03/21/07 Updated to new coding style
|
|
* 2.12a sv 06/05/08 Updated driver to fix the XGpio_InterruptDisable function
|
|
* to properly update the Interrupt Enable register
|
|
* 3.00a sv 11/21/09 Updated to use HAL Processor APIs. Renamed the macros
|
|
* XGpio_mWriteReg to XGpio_WriteReg, and XGpio_mReadReg
|
|
* to XGpio_ReadReg.
|
|
|
|
* </pre>
|
|
*
|
|
*****************************************************************************/
|
|
|
|
/***************************** Include Files ********************************/
|
|
#include "xgpio.h"
|
|
|
|
|
|
/************************** Constant Definitions ****************************/
|
|
|
|
/**************************** Type Definitions ******************************/
|
|
|
|
/***************** Macros (Inline Functions) Definitions ********************/
|
|
|
|
/************************** Variable Definitions ****************************/
|
|
|
|
/************************** Function Prototypes *****************************/
|
|
|
|
|
|
/****************************************************************************/
|
|
/**
|
|
* Enable the interrupt output signal. Interrupts enabled through
|
|
* XGpio_InterruptEnable() will not be passed through until the global enable
|
|
* bit is set by this function. This function is designed to allow all
|
|
* interrupts (both channels) to be enabled easily for exiting a critical
|
|
* section. This function will assert if the hardware device has not been
|
|
* built with interrupt capabilities.
|
|
*
|
|
* @param InstancePtr is the GPIO instance to operate on.
|
|
*
|
|
* @return None.
|
|
*
|
|
* @note None.
|
|
*
|
|
*****************************************************************************/
|
|
void XGpio_InterruptGlobalEnable(XGpio * InstancePtr)
|
|
{
|
|
Xil_AssertVoid(InstancePtr != NULL);
|
|
Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
|
|
Xil_AssertVoid(InstancePtr->InterruptPresent == TRUE);
|
|
|
|
XGpio_WriteReg(InstancePtr->BaseAddress, XGPIO_GIE_OFFSET,
|
|
XGPIO_GIE_GINTR_ENABLE_MASK);
|
|
}
|
|
|
|
|
|
/****************************************************************************/
|
|
/**
|
|
* Disable the interrupt output signal. Interrupts enabled through
|
|
* XGpio_InterruptEnable() will no longer be passed through until the global
|
|
* enable bit is set by XGpio_InterruptGlobalEnable(). This function is
|
|
* designed to allow all interrupts (both channels) to be disabled easily for
|
|
* entering a critical section. This function will assert if the hardware
|
|
* device has not been built with interrupt capabilities.
|
|
*
|
|
* @param InstancePtr is the GPIO instance to operate on.
|
|
*
|
|
* @return None.
|
|
*
|
|
* @note None.
|
|
*
|
|
*****************************************************************************/
|
|
void XGpio_InterruptGlobalDisable(XGpio * InstancePtr)
|
|
{
|
|
Xil_AssertVoid(InstancePtr != NULL);
|
|
Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
|
|
Xil_AssertVoid(InstancePtr->InterruptPresent == TRUE);
|
|
|
|
|
|
XGpio_WriteReg(InstancePtr->BaseAddress, XGPIO_GIE_OFFSET, 0x0);
|
|
|
|
}
|
|
|
|
|
|
/****************************************************************************/
|
|
/**
|
|
* Enable interrupts. The global interrupt must also be enabled by calling
|
|
* XGpio_InterruptGlobalEnable() for interrupts to occur. This function will
|
|
* assert if the hardware device has not been built with interrupt capabilities.
|
|
*
|
|
* @param InstancePtr is the GPIO instance to operate on.
|
|
* @param Mask is the mask to enable. Bit positions of 1 are enabled.
|
|
* This mask is formed by OR'ing bits from XGPIO_IR* bits which
|
|
* are contained in xgpio_l.h.
|
|
*
|
|
* @return None.
|
|
*
|
|
* @note None.
|
|
*
|
|
*****************************************************************************/
|
|
void XGpio_InterruptEnable(XGpio * InstancePtr, u32 Mask)
|
|
{
|
|
u32 Register;
|
|
|
|
Xil_AssertVoid(InstancePtr != NULL);
|
|
Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
|
|
Xil_AssertVoid(InstancePtr->InterruptPresent == TRUE);
|
|
|
|
/*
|
|
* Read the interrupt enable register and only enable the specified
|
|
* interrupts without disabling or enabling any others.
|
|
*/
|
|
|
|
Register = XGpio_ReadReg(InstancePtr->BaseAddress, XGPIO_IER_OFFSET);
|
|
XGpio_WriteReg(InstancePtr->BaseAddress, XGPIO_IER_OFFSET,
|
|
Register | Mask);
|
|
|
|
}
|
|
|
|
|
|
/****************************************************************************/
|
|
/**
|
|
* Disable interrupts. This function allows specific interrupts for each
|
|
* channel to be disabled. This function will assert if the hardware device
|
|
* has not been built with interrupt capabilities.
|
|
*
|
|
* @param InstancePtr is the GPIO instance to operate on.
|
|
* @param Mask is the mask to disable. Bits set to 1 are disabled. This
|
|
* mask is formed by OR'ing bits from XGPIO_IR* bits which are
|
|
* contained in xgpio_l.h.
|
|
*
|
|
* @return None.
|
|
*
|
|
* @note None.
|
|
*
|
|
*****************************************************************************/
|
|
void XGpio_InterruptDisable(XGpio * InstancePtr, u32 Mask)
|
|
{
|
|
u32 Register;
|
|
|
|
Xil_AssertVoid(InstancePtr != NULL);
|
|
Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
|
|
Xil_AssertVoid(InstancePtr->InterruptPresent == TRUE);
|
|
|
|
/*
|
|
* Read the interrupt enable register and only disable the specified
|
|
* interrupts without enabling or disabling any others.
|
|
*/
|
|
Register = XGpio_ReadReg(InstancePtr->BaseAddress, XGPIO_IER_OFFSET);
|
|
XGpio_WriteReg(InstancePtr->BaseAddress, XGPIO_IER_OFFSET,
|
|
Register & (~Mask));
|
|
|
|
}
|
|
|
|
/****************************************************************************/
|
|
/**
|
|
* Clear pending interrupts with the provided mask. This function should be
|
|
* called after the software has serviced the interrupts that are pending.
|
|
* This function will assert if the hardware device has not been built with
|
|
* interrupt capabilities.
|
|
*
|
|
* @param InstancePtr is the GPIO instance to operate on.
|
|
* @param Mask is the mask to clear pending interrupts for. Bit positions
|
|
* of 1 are cleared. This mask is formed by OR'ing bits from
|
|
* XGPIO_IR* bits which are contained in xgpio_l.h.
|
|
*
|
|
* @return None.
|
|
*
|
|
* @note None.
|
|
*
|
|
*****************************************************************************/
|
|
void XGpio_InterruptClear(XGpio * InstancePtr, u32 Mask)
|
|
{
|
|
u32 Register;
|
|
|
|
Xil_AssertVoid(InstancePtr != NULL);
|
|
Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
|
|
Xil_AssertVoid(InstancePtr->InterruptPresent == TRUE);
|
|
|
|
/*
|
|
* Read the interrupt status register and only clear the interrupts
|
|
* that are specified without affecting any others. Since the register
|
|
* is a toggle on write, make sure any bits to be written are already
|
|
* set.
|
|
*/
|
|
Register = XGpio_ReadReg(InstancePtr->BaseAddress, XGPIO_ISR_OFFSET);
|
|
XGpio_WriteReg(InstancePtr->BaseAddress, XGPIO_ISR_OFFSET,
|
|
Register & Mask);
|
|
|
|
|
|
}
|
|
|
|
|
|
/****************************************************************************/
|
|
/**
|
|
* Returns the interrupt enable mask. This function will assert if the
|
|
* hardware device has not been built with interrupt capabilities.
|
|
*
|
|
* @param InstancePtr is the GPIO instance to operate on.
|
|
*
|
|
* @return A mask of bits made from XGPIO_IR* bits which are contained in
|
|
* xgpio_l.h.
|
|
*
|
|
* @return None.
|
|
*
|
|
* @note None.
|
|
*
|
|
*****************************************************************************/
|
|
u32 XGpio_InterruptGetEnabled(XGpio * InstancePtr)
|
|
{
|
|
Xil_AssertNonvoid(InstancePtr != NULL);
|
|
Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
|
|
Xil_AssertNonvoid(InstancePtr->InterruptPresent == TRUE);
|
|
|
|
return XGpio_ReadReg(InstancePtr->BaseAddress, XGPIO_IER_OFFSET);
|
|
}
|
|
|
|
|
|
/****************************************************************************/
|
|
/**
|
|
* Returns the status of interrupt signals. Any bit in the mask set to 1
|
|
* indicates that the channel associated with the bit has asserted an interrupt
|
|
* condition. This function will assert if the hardware device has not been
|
|
* built with interrupt capabilities.
|
|
*
|
|
* @param InstancePtr is the GPIO instance to operate on.
|
|
*
|
|
* @return A pointer to a mask of bits made from XGPIO_IR* bits which are
|
|
* contained in xgpio_l.h.
|
|
*
|
|
* @note
|
|
*
|
|
* The interrupt status indicates the status of the device irregardless if
|
|
* the interrupts from the devices have been enabled or not through
|
|
* XGpio_InterruptEnable().
|
|
*
|
|
*****************************************************************************/
|
|
u32 XGpio_InterruptGetStatus(XGpio * InstancePtr)
|
|
{
|
|
Xil_AssertNonvoid(InstancePtr != NULL);
|
|
Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
|
|
Xil_AssertNonvoid(InstancePtr->InterruptPresent == TRUE);
|
|
|
|
|
|
return XGpio_ReadReg(InstancePtr->BaseAddress, XGPIO_ISR_OFFSET);
|
|
}
|