yosys/tests/hana/test_intermout_always_ff_6_test.v

8 lines
128 B
Coq
Raw Normal View History

2013-01-05 11:13:26 +01:00
module inc(clock, counter);
input clock;
output reg [3:0] counter;
always @(posedge clock)
counter <= counter + 1;
endmodule