7 lines
128 B
Verilog
7 lines
128 B
Verilog
module inc(clock, counter);
|
|
|
|
input clock;
|
|
output reg [3:0] counter;
|
|
always @(posedge clock)
|
|
counter <= counter + 1;
|
|
endmodule
|