yosys/tests/hana/test_intermout_exprs_logicneg_test.v

8 lines
126 B
Coq
Raw Normal View History

2013-01-05 11:13:26 +01:00
module test(out, vout, in, vin);
output out, vout;
input in;
input [3:0] vin;
assign out = !in;
assign vout = !vin;
endmodule