yosys/manual/APPNOTE_011_Design_Investigation/example.v

7 lines
157 B
Coq
Raw Normal View History

2013-11-29 12:51:16 +01:00
module example(input clk, a, b, c,
output reg [1:0] y);
always @(posedge clk)
if (c)
y <= c ? a + b : 2'd0;
2013-11-28 13:48:38 +01:00
endmodule