stv0g/yosys
1
0
Fork 0
Code Issues Pull requests Releases Wiki Activity
3161 commits 1 branch 6 tags 8.6 MiB
Commit graph

1 commit

Author SHA1 Message Date
Clifford Wolf
91dd87e60b Improved scope resolution of local regs in Verilog+AST frontend 2014-08-05 12:15:53 +02:00