1
0
Fork 0
mirror of https://git.rwth-aachen.de/acs/public/villas/node/ synced 2025-03-09 00:00:00 +01:00
VILLASnode/etc/examples/nodes/fpga.conf

Ignoring revisions in .git-blame-ignore-revs. Click here to bypass and see the normal blame view.

35 lines
677 B
Text
Raw Permalink Normal View History

# SPDX-FileCopyrightText: 2014-2023 Institute for Automation of Complex Power Systems, RWTH Aachen University
# SPDX-License-Identifier: Apache-2.0
2021-02-16 14:15:14 +01:00
logging = {
level = "debug"
2021-02-16 14:15:14 +01:00
}
fpgas = {
vc707 = {
interface = "pcie"
id = "10ee:7021"
slot = "0000:88:00.0"
do_reset = true
ips = "../../fpga/etc/vc707-xbar-pcie/vc707-xbar-pcie-dino.json"
polling = false
}
2021-02-16 14:15:14 +01:00
}
nodes = {
fpga_0 = {
type = "fpga"
card = "vc707"
connect = ["0->3", "3->dma", "0<-dma"]
timestep = 10e-3
}
2021-02-16 14:15:14 +01:00
}
paths = (
{
in = "fpga_0"
out = "fpga_0"
hooks = ({ type = "print"})
}
2021-02-16 14:15:14 +01:00
)