1
0
Fork 0
mirror of https://git.rwth-aachen.de/acs/public/villas/node/ synced 2025-03-09 00:00:00 +01:00
VILLASnode/fpga/lib/CMakeLists.txt

Ignoring revisions in .git-blame-ignore-revs. Click here to bypass and see the normal blame view.

79 lines
1.8 KiB
Text
Raw Permalink Normal View History

2018-06-25 17:03:09 +02:00
## CMakeLists.txt
#
# Author: Daniel Krebs <github@daniel-krebs.net>
# SPDX-FileCopyrightText: 2018 Institute for Automation of Complex Power Systems, RWTH Aachen University
# SPDX-License-Identifier: Apache-2.0
2018-06-25 17:03:09 +02:00
set(SOURCES
vlnv.cpp
card.cpp
pcie_card.cpp
core.cpp
node.cpp
utils.cpp
dma.cpp
ips/aurora_xilinx.cpp
ips/aurora.cpp
ips/bram.cpp
ips/dino.cpp
ips/dma.cpp
ips/emc.cpp
ips/fifo.cpp
ips/gpio.cpp
ips/intc.cpp
ips/pcie.cpp
ips/rtds.cpp
ips/switch.cpp
ips/timer.cpp
ips/i2c.cpp
ips/register.cpp
ips/rtds2gpu/rtds2gpu.cpp
ips/rtds2gpu/xrtds2gpu.c
ips/rtds2gpu/gpu2rtds.cpp
)
# we don't have much influence on drivers generated by Xilinx, so ignore warnings
set_source_files_properties(ips/rtds2gpu/xrtds2gpu.c
PROPERTIES COMPILE_FLAGS -Wno-int-to-pointer-cast)
add_library(villas-fpga SHARED ${SOURCES})
target_link_libraries(villas-fpga PUBLIC villas-common)
target_compile_definitions(villas-fpga PRIVATE
BUILDID=\"abc\"
_GNU_SOURCE
)
target_include_directories(villas-fpga
PUBLIC
${PROJECT_BINARY_DIR}/include
${PROJECT_SOURCE_DIR}/fpga/include
${JANSSON_INCLUDE_DIRS}
)
target_link_libraries(villas-fpga PUBLIC
${CMAKE_THREAD_LIBS_INIT}
${CMAKE_DL_LIBS}
m
xil
villas-common
"$<$<AND:$<CXX_COMPILER_ID:GNU>,$<VERSION_LESS:$<CXX_COMPILER_VERSION>,9.0>>:stdc++fs>"
)
2018-08-21 15:53:47 +02:00
if(CMAKE_CUDA_COMPILER)
target_link_libraries(villas-fpga PUBLIC villas-gpu)
2018-08-21 15:53:47 +02:00
endif()
include(GNUInstallDirs)
install(TARGETS villas-fpga
RUNTIME DESTINATION ${CMAKE_INSTALL_BINDIR}
LIBRARY DESTINATION ${CMAKE_INSTALL_LIBDIR}
ARCHIVE DESTINATION ${CMAKE_INSTALL_LIBDIR}/static
)
install(DIRECTORY ../include/villas DESTINATION include)