Mirrors/VILLASnode
1
0
Fork 0
mirror of https://git.rwth-aachen.de/acs/public/villas/node/ synced 2025-03-16 00:00:02 +01:00
Code Issues Releases Wiki Activity
6207 commits 172 branches 31 tags 76 MiB
Commit graph

2620 commits

Author SHA1 Message Date
Niklas Eiling
cb085dbe23 log: fix undefined intitialization order of static objects. fixes #799. 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-08-05 12:33:26 +02:00
Niklas Eiling
739f8fd0a8 sample: fix sample_data_remove moving too much memory 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-07-29 13:50:36 +02:00
Niklas Eiling
365bdd6288 dp hook: fix converted signals being inserted at the wrong position 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-07-29 13:50:36 +02:00
Niklas Eiling
7128da24c3 fpga: make dma able to handle sequence numbers generated in the FPGA 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-07-29 13:50:36 +02:00
Niklas Eiling
64058be78f dp hook: make it an error when window size is 0 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-07-29 13:50:36 +02:00
Niklas Eiling
d2c1f55f21 fpga: fix timestep being hardcoded 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-07-29 13:50:36 +02:00
Niklas Eiling
675c489126 fpga: switch to float accessor for writes 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-07-29 13:50:36 +02:00
Niklas Eiling
bda163e99b node: remove brackets on ternary operator 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-06-06 09:29:29 +02:00
Niklas Eiling
361f20f661 dp: use fmt::format instead of strf 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-06-06 09:29:29 +02:00
Niklas Eiling
f84e0691f1 fpga: fix redundant return in getPollFD 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-06-06 09:29:29 +02:00
Niklas Eiling
480beeefbd hook: initialize signals with an empty list 
This created issues when using hooks without a SuperNode. Some code assumes signals != nullptr.

Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-06-06 09:29:29 +02:00
Niklas Eiling
d992d2a923 node: avoid segfaults when signals are nullptr 
This can be an issue if we use a node without SuperNode.

Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-06-06 09:29:29 +02:00
Niklas Eiling
c1425046ae dp hook: use .c_str to convert from std::string 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-06-06 09:29:29 +02:00
Niklas Eiling
7ef44a4911 fpga: do not return poll FDs if we are not using FDs 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-06-06 09:29:29 +02:00
Niklas Eiling
584712300d fpga: fix wrong unpack string for config parsing 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-06-06 09:29:29 +02:00
Niklas Eiling
50bc9d9510 fpga: use snake case for low_latency_mode 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-05-29 09:18:00 +02:00
Niklas Eiling
296b7d873a fpga: improve comments and removed dead code 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-05-29 09:18:00 +02:00
Niklas Eiling
b74ebd391f fpga: remove output from performance critical code 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-05-29 09:18:00 +02:00
Niklas Eiling
0c3a9f4729 fpga: convert SignalType to string before printing 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-05-29 09:18:00 +02:00
Niklas Eiling
1b06828711 DP hook: fix if that is never reached and check config in check() 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-05-29 09:18:00 +02:00
Niklas Eiling
34bca6826b fpga: make dino sampling rate configurable at top level and via json 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-05-29 09:18:00 +02:00
Steffen Vogel
cc44595f98 test_rtt: Fix possible use of uninitialized variable 
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
 2024-05-28 19:45:55 -07:00
Steffen Vogel
63337efdd7 test_rtt: Add missing cooldown phase in runtime estimation 
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
 2024-05-28 19:45:55 -07:00
Steffen Vogel
c10fcc5bd4 test_rtt: Fix logging 
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
 2024-05-28 19:45:55 -07:00
Steffen Vogel
aee96e846f webrtc: Improve logging 
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
 2024-05-28 19:45:55 -07:00
Steffen Vogel
b0680bb5cf test_rtt: Fix compiler errors 
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
 2024-05-28 19:45:55 -07:00
Steffen Vogel
54d7cf0620 webrtc: Show connection details 
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
 2024-05-28 19:45:55 -07:00
Steffen Vogel
2e00453f7b test_rtt: Improve handling of defaults 
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
 2024-05-28 19:45:55 -07:00
Steffen Vogel
c4afbf5453 test_rtt: Print estimated test durations 
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
 2024-05-28 19:45:55 -07:00
Steffen Vogel
f6c7434a61 test_rtt: Rework calculation of test duration 
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
 2024-05-28 19:45:55 -07:00
Steffen Vogel
64749223e8 test_rtt: Improve statistics 
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
 2024-05-28 19:45:55 -07:00
Steffen Vogel
139101c447 webrtc: Enable ICE TCP 
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
 2024-05-28 19:45:55 -07:00
Steffen Vogel
047fca5561 test_rtt: Another round of new features 
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
 2024-05-28 19:45:55 -07:00
Steffen Vogel
d8520699b1 format: Allow printing test meta data to result file 
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
 2024-05-28 19:45:55 -07:00
Steffen Vogel
8978374d92 csv, tsv: Fix printing of optional fields 
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
 2024-05-28 19:45:55 -07:00
Steffen Vogel
bc14304f5e test_rtt: Fix wrong option identifier 
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
 2024-05-28 19:45:55 -07:00
Steffen Vogel
a366b80109 Fix formatting 
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
 2024-05-28 19:45:55 -07:00
Steffen Vogel
cad2da3a59 iec61850_sv: Fix IEC 61850-9-2 Sampled Values node and unit test 
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
 2024-05-28 19:45:55 -07:00
Steffen Vogel
4b896a8d7c super_node: Fix configuration of idle_stop setting 
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
 2024-05-28 19:45:55 -07:00
Steffen Vogel
84f0ea9cb5 test_rtt: Fix test case numbering 
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
 2024-05-28 19:45:55 -07:00
Steffen Vogel
bc95217766 test_rtt: Stop test cases properly in order to close file handles 
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
 2024-05-28 19:45:55 -07:00
Steffen Vogel
1748f433fe webrtc: Fix libdatachannel version detection 
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
 2024-05-28 19:45:55 -07:00
Niklas Eiling
f1776f8be4 fpga: improve comments for fastRead and fastWrite 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-04-19 10:09:47 +02:00
Niklas Eiling
a2ff0aca43 fix formatting in fpga 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-04-19 10:09:47 +02:00
Niklas Eiling
9cf926d84e fpga: add lowLatencyMode setting 
This setting improves latency by remove various checks.
Use with caution! Requires read cache in FPGA design!
The common use case in VILLASfpga is that we have exactly
one write for every read and the number of exchanged signals
do not change. If this is the case, we can reuse the buffer
descriptors during reads and write, thus avoidng freeing,
reallocating and setting them up.
We set up the descriptors in start, and in write or read,
we only reset the complete bit in the buffer descriptor and
write to the tdesc register to start the DMA transfer.
Improves read/write latency by approx. 40%.

Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-04-19 10:09:47 +02:00
Niklas Eiling
248a4b3a0d fpga: improve dma latency 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-04-19 10:09:47 +02:00
Steffen Vogel
2529c7b2d7 Remove superfluous includes 
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
 2024-04-10 18:56:28 +02:00
Steffen Vogel
1204b47d29 test_rtt: Fix integration test 
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
 2024-04-10 14:31:58 +02:00
Steffen Vogel
718f6ca7eb test_rtt: Fix cppcheck warnings 
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
 2024-04-10 14:31:58 +02:00
Steffen Vogel
7fb7294ff0 Fix signal and format handling 
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
 2024-04-10 14:31:58 +02:00