Mirrors/VILLASnode
1
0
Fork 0
mirror of https://git.rwth-aachen.de/acs/public/villas/node/ synced 2025-03-09 00:00:00 +01:00
Code Issues Releases Wiki Activity
5435 commits 171 branches 31 tags 76 MiB
Commit graph

5435 commits

This branch
This branch
All branches
Author SHA1 Message Date
Niklas Eiling
ea0bfcf7f4 fpga: clean up debug outputs 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-02-27 13:40:12 +01:00
Niklas Eiling
26e22ca6f4 fpga: make implementation compatible with new createCard interface 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-02-27 13:40:12 +01:00
Niklas Eiling
7ced0c5f0a update common subrepo 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-02-27 13:40:12 +01:00
Niklas Eiling
47362ccede fpga: enable inline config of card 
additionally to configuring the card in a separate block, we need to be
able to configure the card from the node config to enable libvillas
users to use the fpga node-type.

Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-02-27 13:40:12 +01:00
Niklas Eiling
81ff679b41 node: add configPath member 
we need the path of the config file in the nodes in case we want to
parse a separate sub-config with relative path names. This is required
for the fpga node type to parse the ips config file from Fpga::parse.

Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-02-27 13:40:12 +01:00
Niklas Eiling
08f109b924 update fpga subrepo so we can use the new std::filesystem free API 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-02-26 17:10:57 +01:00
Steffen Vogel
226ccecd19 Remove usage of std::filesystem 
Signed-off-by: Steffen Vogel <steffen.vogel@opal-rt.com>
 2024-02-26 17:10:57 +01:00
Steffen Vogel
272a3fac36 Fix include order 
Signed-off-by: Steffen Vogel <steffen.vogel@opal-rt.com>
 2024-02-14 10:09:52 +01:00
Steffen Vogel
c1410ef8a8 Fix formatting using clang-format 
Signed-off-by: Steffen Vogel <steffen.vogel@opal-rt.com>
 2024-02-14 10:09:52 +01:00
Steffen Vogel
0be29ffcab python: Pin dependencies 
Signed-off-by: Steffen Vogel <steffen.vogel@opal-rt.com>
 2024-02-13 16:23:02 +01:00
Steffen Vogel
b4fcd0c566 decvontainer: Fix formatting 
Signed-off-by: Steffen Vogel <steffen.vogel@opal-rt.com>
 2024-02-13 16:23:02 +01:00
Steffen Vogel
dd72179a35 python: Fix formatting 
Signed-off-by: Steffen Vogel <steffen.vogel@opal-rt.com>
 2024-02-13 16:23:02 +01:00
Steffen Vogel
e30e361c31 devcontainer: Do not use unsupported variable substitution 
Signed-off-by: Steffen Vogel <steffen.vogel@opal-rt.com>
 2024-02-13 16:23:02 +01:00
Steffen Vogel
9b3a33f31b Remove unused C++20 include which breaks build on C++17 compilers 
Signed-off-by: Steffen Vogel <steffen.vogel@opal-rt.com>
 2024-02-13 16:23:02 +01:00
Steffen Vogel
2f15e151b4 deps: Do now show Git warning about detached HEAD state 
Signed-off-by: Steffen Vogel <steffen.vogel@opal-rt.com>
 2024-02-13 16:23:02 +01:00
Steffen Vogel
d544ab70bc Fix typo in README 
Signed-off-by: Steffen Vogel <steffen.vogel@opal-rt.com>
 2024-02-13 16:23:02 +01:00
Niklas Eiling
f699179ef7 add docker tag to reuse step 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-02-08 11:19:51 +01:00
Niklas Eiling
eeb933854c update fpga subrepo 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-02-08 11:19:51 +01:00
Niklas Eiling
eb450eb650 update common and fpga submodules 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-02-08 11:19:51 +01:00
Niklas Eiling
4ca9c88bd0 fpga: add note about wrong cast 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-02-08 11:19:51 +01:00
Niklas Eiling
97a391c271 update fpga submodule 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-02-08 11:19:51 +01:00
Niklas Eiling
18aa0c8862 rework fpga node type 
The various changes in fpga require a rewrite of the fpga node type.
To allow relative paths for the fpga config file, Config and SuperNode
had to be modified so they store the path of the main config file.
The syntax of the fpga node type configuration has changed - the example
config in etc has been modified accordingly.

Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-02-08 11:19:51 +01:00
Niklas Eiling
f09e6e909b fix possible segfault due to non-functional range check with unsigned int 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
 2024-02-08 11:19:51 +01:00
Philipp Jungkamp
c3d991b23e python: Add digest-hook fifo format parsing 
Signed-off-by: Philipp Jungkamp <Philipp.Jungkamp@opal-rt.com>
 2023-09-29 11:09:27 +02:00
Philipp Jungkamp
b90c5d9c77 Update submodules 
Signed-off-by: Philipp Jungkamp <Philipp.Jungkamp@opal-rt.com>
 2023-09-26 17:59:39 +02:00
Philipp Jungkamp
9adf7931f1 src: Suppress cppcheck false positive 
Signed-off-by: Philipp Jungkamp <Philipp.Jungkamp@opal-rt.com>
 2023-09-26 17:59:39 +02:00
Philipp Jungkamp
b1e9407f83 packaging-nix: Update inputs 
Signed-off-by: Philipp Jungkamp <Philipp.Jungkamp@opal-rt.com>
 2023-09-26 17:59:39 +02:00
Philipp Jungkamp
33cd6165df Fix fmt 10.0.0 related formatting errors. 
Signed-off-by: Philipp Jungkamp <Philipp.Jungkamp@opal-rt.com>
 2023-09-26 17:59:39 +02:00
Philipp Jungkamp
86bba9c5e8 python: Always use UTC time when handling Timestamps 
Signed-off-by: Philipp Jungkamp <Philipp.Jungkamp@opal-rt.com>
 2023-09-21 14:46:54 +02:00
Philipp Jungkamp
396dd7642e ci: Check Python code with black and mypy 
Signed-off-by: Philipp Jungkamp <Philipp.Jungkamp@opal-rt.com>
 2023-09-21 14:46:54 +02:00
Philipp Jungkamp
44b5a12171 python: Rework Python Sample and Format interfaces 
Signed-off-by: Philipp Jungkamp <Philipp.Jungkamp@opal-rt.com>
 2023-09-21 14:46:54 +02:00
Philipp Jungkamp
fabedbcc73 editorconfig: Cover more files. 
Signed-off-by: Philipp Jungkamp <Philipp.Jungkamp@opal-rt.com>
 2023-09-21 14:46:54 +02:00
Philipp Jungkamp
c863089e4b packaging-nix: Add villas-python package 
Signed-off-by: Philipp Jungkamp <Philipp.Jungkamp@opal-rt.com>
 2023-09-21 14:46:54 +02:00
Philipp Jungkamp
f9853f52c7 hook-digest: Add integration test 
Signed-off-by: Philipp Jungkamp <Philipp.Jungkamp@opal-rt.com>
 2023-09-19 19:07:22 +02:00
Philipp Jungkamp
7623af56c7 hook-frame: Add integration test 
Signed-off-by: Philipp Jungkamp <Philipp.Jungkamp@opal-rt.com>
 2023-09-19 19:07:22 +02:00
Philipp Jungkamp
25601efa54 hook-reorder_ts: Add integration test 
Signed-off-by: Philipp Jungkamp <Philipp.Jungkamp@opal-rt.com>
 2023-09-19 19:07:22 +02:00
Philipp Jungkamp
54d3f51afb format-villas.human: Add NEW_FRAME flag to format 
Signed-off-by: Philipp Jungkamp <Philipp.Jungkamp@opal-rt.com>
 2023-09-19 19:07:22 +02:00
Philipp Jungkamp
c49e339ad1 Don't overwrite sample flags during path sample muxing. 
Signed-off-by: Philipp Jungkamp <Philipp.Jungkamp@opal-rt.com>
 2023-09-19 19:07:22 +02:00
Philipp Jungkamp
b70704f2d4 format-json: Include flags in serialization. 
Include the SampleFlags::NEW_FRAME and NEW_SIMULATION flags in the
JSON serialization of samples.

Signed-off-by: Philipp Jungkamp <Philipp.Jungkamp@opal-rt.com>
 2023-09-19 19:07:22 +02:00
Philipp Jungkamp
043ff81eb5 Fix SampleFlags HAS_ALL and NEW_FRAME 
SampleFlags::HAS_ALL was not including the NEW_* style flags.
The NEW_SIMULATION flag is now independent from the NEW_FRAME flag,
since the dependency made checking that flag unnecessarily difficult.

Checking a composite flag like this

 if ((smp->flags & SampleFlags::NEW_SIMULATION) == SampleFlags::NEW_SIMULATION);

is more verbose than checking a simple flag like

 if (smp->flags & SampleFlags::NEW_SIMULATION);

Signed-off-by: Philipp Jungkamp <Philipp.Jungkamp@opal-rt.com>
 2023-09-19 19:07:22 +02:00
Philipp Jungkamp
065de3ab6d hook-digest: Add hook for computing digests 
Signed-off-by: Philipp Jungkamp <Philipp.Jungkamp@opal-rt.com>
 2023-09-19 19:07:22 +02:00
Philipp Jungkamp
c2eefabb93 hook-frame: Add hook to add SampleFlags::NEW_FRAME annotations 
Signed-off-by: Philipp Jungkamp <Philipp.Jungkamp@opal-rt.com>
 2023-09-19 19:07:22 +02:00
Philipp Jungkamp
79077c9bb9 Add NEW_FRAME to SampleFlags 
Signed-off-by: Philipp Jungkamp <Philipp.Jungkamp@opal-rt.com>
 2023-09-19 19:07:22 +02:00
Philipp Jungkamp
97b769a80d Replace SampleFlags IS_FIRST/IS_LAST with NEW_SIMULATION 
Signed-off-by: Philipp Jungkamp <Philipp.Jungkamp@opal-rt.com>
 2023-09-19 19:07:22 +02:00
Philipp Jungkamp
f583b04d15 packaging-nix: Add reuse compliance checker 
Signed-off-by: Philipp Jungkamp <Philipp.Jungkamp@opal-rt.com>
 2023-09-19 19:07:22 +02:00
Philipp Jungkamp
99c13ba45c packaging-nix: Add clang-tools to dev environment 
Signed-off-by: Philipp Jungkamp <Philipp.Jungkamp@opal-rt.com>
 2023-09-19 19:07:22 +02:00
Steffen Vogel
c0edadcf79 Update VILLAScommon submodule 
Signed-off-by: Steffen Vogel <steffen.vogel@opal-rt.com>
 2023-09-08 11:37:42 +02:00
Steffen Vogel
46266e85de Add script to format all files in repository 
Signed-off-by: Steffen Vogel <steffen.vogel@opal-rt.com>
 2023-09-08 11:37:42 +02:00
Steffen Vogel
6eb52161e5 Add missing REUSE headers 
Signed-off-by: Steffen Vogel <steffen.vogel@opal-rt.com>
 2023-09-08 11:37:42 +02:00
Steffen Vogel
935e73cc41 Add clangd and clang-format VSCode extensions to Devcontainer 
Signed-off-by: Steffen Vogel <steffen.vogel@opal-rt.com>
 2023-09-08 11:37:42 +02:00