1
0
Fork 0
mirror of https://git.rwth-aachen.de/acs/public/villas/node/ synced 2025-03-09 00:00:00 +01:00
Commit graph

618 commits

Author SHA1 Message Date
daniel-k
babec9a574 kernel/pci: fix pci device compare function
list_search's compare function has to return 0 on match.
2017-11-28 12:08:32 +01:00
daniel-k
eeafb2bcc6 etc/fpga: card is in slot 03:00.0 currently 2017-11-28 12:06:26 +01:00
daniel-k
737a5851df lib/card: start FPGA card prior to parsing
Initializing IPs may want to probe the actual hardware for feature
detection (e.g. DMA), so the card has to be started in order to access
any memory on the card.
2017-11-28 11:26:41 +01:00
daniel-k
d67a120902 tests/dma: fix chunk size for simple DMA (should have been 4k) 2017-11-22 19:47:04 +01:00
daniel-k
c67c8aac5b tests: add fpga.json and correctly parse it for unit tests 2017-11-22 19:46:07 +01:00
daniel-k
0bf00d51d7 lib: create shared instead of static library 2017-11-22 19:41:02 +01:00
daniel-k
1cde762fc0 ips/gpio: add skeleton for GPIO IP 2017-11-22 19:40:22 +01:00
daniel-k
db79fe4827 lib/pci: initialize list and ignore special dir entries 2017-11-22 11:21:27 +01:00
daniel-k
1fcabd1bdd lib/card: fix assignment in assertion 2017-11-22 11:20:44 +01:00
a5845eb397 add LAPACK dependency to Dockerfile 2017-11-21 23:06:42 +01:00
149139aa34 fix CI 2017-11-21 23:05:22 +01:00
668fa2eb78 use https submodules 2017-11-21 23:02:16 +01:00
a7c15e618c add missing benchmarks 2017-11-21 22:30:21 +01:00
8e0e7a4098 added gitignore 2017-11-21 21:33:50 +01:00
f95d65a45f added fodler for bitstreams 2017-11-21 21:33:19 +01:00
c3164e93ef imported source code from VILLASfpga repo and made it compile 2017-11-21 21:31:08 +01:00
01130e6fa4 added simple Dockerfile for development 2017-11-21 21:29:34 +01:00
a288295e43 created new repo for VILLASfpga 2017-11-21 21:28:21 +01:00