1
0
Fork 0
mirror of https://git.rwth-aachen.de/acs/public/villas/node/ synced 2025-03-30 00:00:11 +01:00
Commit graph

5 commits

Author SHA1 Message Date
Niklas Eiling
9afee0b044 fpga: remove exceptions from AxisCache
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
2024-11-13 11:00:22 +01:00
Niklas Eiling
394e8a6592 fpga: improve code style
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
2024-11-13 11:00:22 +01:00
Niklas Eiling
9814543d6c fpga: Apply suggestions from code review
Co-authored-by: Steffen Vogel <steffen.vogel@opal-rt.com>
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
2024-11-13 11:00:22 +01:00
Niklas Eiling
781a9bcc1b fpga/ips: add invalidate method to AxisCache and whitelist the IP in hwdef-parse.py
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
2024-11-13 11:00:22 +01:00
Niklas Eiling
56969defbf fpga: Add driver for new register interface of axis cache IP
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
2024-11-13 11:00:22 +01:00