e0d379b66a
ci: add missing dependencies
2024-02-28 02:35:36 +01:00
3d7eb963ec
plugin: rewrite
2024-02-28 02:35:36 +01:00
75f994f61d
cmake: fix invalid paths
2024-02-28 02:35:36 +01:00
2aa4fbbfa9
update spdlog submodule
2024-02-28 02:35:36 +01:00
5f331aee71
tests: port unit tests to C++
2024-02-28 02:35:36 +01:00
bb2ea53856
log: add option to add a callback to C logging subsystem
2024-02-28 02:35:36 +01:00
d01b76070d
tsc: add missing extern "C" declaration
2024-02-28 02:35:36 +01:00
bf0b8f949e
hash_table: allow constant key
2024-02-28 02:35:36 +01:00
ceeff5e9bb
fix compilation on linux
2024-02-28 02:35:36 +01:00
af2a11b28c
introduce new PORJECT_* macros
2024-02-28 02:35:36 +01:00
7ef001afa8
moved more code from VILLASnode to VILLAScommon
2024-02-28 02:35:36 +01:00
2aef3aba54
refactor: change project name from VILLAS{fpga,node} to VILLAScommon
2024-02-28 02:35:36 +01:00
196faa7bf1
fix Criterion dependency
2024-02-28 02:35:36 +01:00
5842f8283d
fix Jansson dependency
2024-02-28 02:35:36 +01:00
324bb907f6
fix compilation on non Linux targets
2024-02-28 02:35:36 +01:00
ff1a295814
merge changes from VILLASfpga/feature/hls-rtds2gpu
2024-02-28 02:35:36 +01:00
d2a97a81c0
move more common code from VILLASfpga repo
2024-02-28 02:35:36 +01:00
db27b8a8be
cmake: link against DL
2024-02-28 02:35:36 +01:00
18e55c7fb4
cmake: use proper include dirs
2024-02-28 02:35:36 +01:00
fbe30f0aac
cmake: rename unit-test target to avoid name collision with parent projects
2024-02-28 02:35:36 +01:00
ee6f33fd4d
enable unit-tests in CI
2024-02-28 02:35:36 +01:00
d5e293fbb9
add COPYING.md
2024-02-28 02:35:36 +01:00
d7dd73f5f6
initial commit
2024-02-28 02:35:36 +01:00
e5a518275f
Remove VILLAScommon submodule
...
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
2024-02-28 02:35:36 +01:00
d455faf000
Fix REUSE compliance
...
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
2024-02-28 02:33:22 +01:00
0e0b877335
nix: Fix REUSE dep5 file with new flake.lock location
...
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
2024-02-28 02:33:22 +01:00
92243036f1
nix: Add NixOS module for villas-node
...
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
2024-02-28 02:33:22 +01:00
24e8fe62b9
openapi: Remove trailing whitespaces
...
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
2024-02-28 02:33:22 +01:00
4668d06d81
openapi: Fix default value of idle_stop setting
...
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
2024-02-28 02:33:22 +01:00
5ae4bc772f
nix: Update flake inputs
...
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
2024-02-28 02:33:22 +01:00
eb15e83a31
nix: Fix comment capitalization in .nix files
...
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
2024-02-28 02:33:22 +01:00
1f756ac49e
nix: Move flake to top-level path
...
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
2024-02-28 02:33:22 +01:00
b573644133
Remove obsolete SuperNode::getConfigUri()
...
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
2024-02-27 19:19:27 +01:00
9247846805
exec: Pass name of node and config path via environment variable to sub-process
...
Signed-off-by: Steffen Vogel <post@steffenvogel.de>
2024-02-27 19:19:27 +01:00
Niklas Eiling
49523a5076
fpga: remove std::filesystem and properly retrieve searchPath from
...
configPath
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
2024-02-27 13:40:12 +01:00
Niklas Eiling
ea0bfcf7f4
fpga: clean up debug outputs
...
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
2024-02-27 13:40:12 +01:00
Niklas Eiling
26e22ca6f4
fpga: make implementation compatible with new createCard interface
...
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
2024-02-27 13:40:12 +01:00
Niklas Eiling
7ced0c5f0a
update common subrepo
...
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
2024-02-27 13:40:12 +01:00
Niklas Eiling
47362ccede
fpga: enable inline config of card
...
additionally to configuring the card in a separate block, we need to be
able to configure the card from the node config to enable libvillas
users to use the fpga node-type.
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
2024-02-27 13:40:12 +01:00
Niklas Eiling
81ff679b41
node: add configPath member
...
we need the path of the config file in the nodes in case we want to
parse a separate sub-config with relative path names. This is required
for the fpga node type to parse the ips config file from Fpga::parse.
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
2024-02-27 13:40:12 +01:00
Niklas Eiling
08f109b924
update fpga subrepo so we can use the new std::filesystem free API
...
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
2024-02-26 17:10:57 +01:00
Steffen Vogel
226ccecd19
Remove usage of std::filesystem
...
Signed-off-by: Steffen Vogel <steffen.vogel@opal-rt.com>
2024-02-26 17:10:57 +01:00
Steffen Vogel
272a3fac36
Fix include order
...
Signed-off-by: Steffen Vogel <steffen.vogel@opal-rt.com>
2024-02-14 10:09:52 +01:00
Steffen Vogel
c1410ef8a8
Fix formatting using clang-format
...
Signed-off-by: Steffen Vogel <steffen.vogel@opal-rt.com>
2024-02-14 10:09:52 +01:00
Steffen Vogel
0be29ffcab
python: Pin dependencies
...
Signed-off-by: Steffen Vogel <steffen.vogel@opal-rt.com>
2024-02-13 16:23:02 +01:00
Steffen Vogel
b4fcd0c566
decvontainer: Fix formatting
...
Signed-off-by: Steffen Vogel <steffen.vogel@opal-rt.com>
2024-02-13 16:23:02 +01:00
Steffen Vogel
dd72179a35
python: Fix formatting
...
Signed-off-by: Steffen Vogel <steffen.vogel@opal-rt.com>
2024-02-13 16:23:02 +01:00
Steffen Vogel
e30e361c31
devcontainer: Do not use unsupported variable substitution
...
Signed-off-by: Steffen Vogel <steffen.vogel@opal-rt.com>
2024-02-13 16:23:02 +01:00
Steffen Vogel
9b3a33f31b
Remove unused C++20 include which breaks build on C++17 compilers
...
Signed-off-by: Steffen Vogel <steffen.vogel@opal-rt.com>
2024-02-13 16:23:02 +01:00
Steffen Vogel
2f15e151b4
deps: Do now show Git warning about detached HEAD state
...
Signed-off-by: Steffen Vogel <steffen.vogel@opal-rt.com>
2024-02-13 16:23:02 +01:00
