mirror of
https://git.rwth-aachen.de/acs/public/villas/node/
synced 2025-03-30 00:00:11 +01:00
36 lines
1.3 KiB
C
36 lines
1.3 KiB
C
/** Compile time configuration
|
|
*
|
|
* This file contains some compiled-in settings.
|
|
* This settings are not part of the configuration file.
|
|
*
|
|
* @file
|
|
* @author Steffen Vogel <stvogel@eonerc.rwth-aachen.de>
|
|
* @copyright 2017-2022, Institute for Automation of Complex Power Systems, EONERC
|
|
* @license GNU General Public License (version 3)
|
|
*
|
|
* VILLASfpga
|
|
*
|
|
* This program is free software: you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation, either version 3 of the License, or
|
|
* any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*********************************************************************************/
|
|
|
|
#pragma once
|
|
|
|
// PCIe BAR number of VILLASfpga registers
|
|
#define FPGA_PCI_BAR 0
|
|
#define FPGA_PCI_VID_XILINX 0x10ee
|
|
#define FPGA_PCI_PID_VFPGA 0x7022
|
|
|
|
/** AXI Bus frequency for all components
|
|
* except RTDS AXI Stream bridge which runs at RTDS_HZ (100 Mhz) */
|
|
#define FPGA_AXI_HZ 125000000 // 125 MHz
|