| .. |
|
CMakeLists.txt
|
tests: override some criteriod_log() functions in order to use spdlog style log output
|
2018-01-31 20:23:48 +01:00 |
|
dma.c
|
tests/dma: fix chunk size for simple DMA (should have been 4k)
|
2017-11-22 19:47:04 +01:00 |
|
fifo.cpp
|
tests: let them fail if no Fifo or Timer is found
|
2018-02-14 07:27:37 +01:00 |
|
fpga.cpp
|
tests: moved initialization of FPGA stuff to fpga.cpp
|
2018-01-31 15:11:13 +01:00 |
|
global.hpp
|
tests: automatically detect whether or not we can run tests in parallel
|
2018-01-31 15:12:19 +01:00 |
|
graph.cpp
|
tests: let them fail if no Fifo or Timer is found
|
2018-02-14 07:27:37 +01:00 |
|
hls.c
|
imported source code from VILLASfpga repo and made it compile
|
2017-11-21 21:31:08 +01:00 |
|
intc.c
|
imported source code from VILLASfpga repo and made it compile
|
2017-11-21 21:31:08 +01:00 |
|
logging.cpp
|
enable -Wall, -Wextra and -Werror and fix new errors (fixes #20)
|
2018-02-13 16:04:34 +01:00 |
|
main.cpp
|
logging: use similar log style in all modules
|
2018-01-31 20:24:11 +01:00 |
|
rtds_rtt.c
|
imported source code from VILLASfpga repo and made it compile
|
2017-11-21 21:31:08 +01:00 |
|
timer.cpp
|
tests: let them fail if no Fifo or Timer is found
|
2018-02-14 07:27:37 +01:00 |
|
tmrctr.c
|
imported source code from VILLASfpga repo and made it compile
|
2017-11-21 21:31:08 +01:00 |
|
xsg.c
|
imported source code from VILLASfpga repo and made it compile
|
2017-11-21 21:31:08 +01:00 |
