stv0g/embeddedsw
1
0
Fork 0
Code Issues Pull requests Releases Wiki Activity

emacps: Add missing cache flush

Browse source 
Add cache flush after TX BD terminate entry for generic tx queue so
that it will be reflected.

Signed-off-by: Harini Katakam <harinik@xilinx.com>
This commit is contained in:
Harini Katakam 2015-03-18 19:03:04 +05:30 • committed by Nava kishore Manne
parent 54c0d04311
commit 21b87a69bf
1 changed files with 3 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
XilinxProcessorIPLib/drivers/emacps/examples/xemacps_example_intr_dma.c
View file

@ -104,7 +104,8 @@
* 2.1 srt 07/11/14 Implemented 64-bit changes and modified as per
* Zynq Ultrascale Mp GEM specification
* 3.0 kpc 01/23/14 Removed PEEP board related code
* 3.0 hk 02/20/15 Added support for jumbo frames.
* 3.0 hk 03/18/15 Added support for jumbo frames.
* Add cache flush after BD terminate entries.
*
* </pre>
*
@ -488,6 +489,7 @@ LONG EmacPsDmaIntrExample(XScuGic * IntcInstancePtr,
XEMACPS_TXBUF_WRAP_MASK));
XEmacPs_Out32((Config->BaseAddress + XEMACPS_TXQBASE_OFFSET),
(UINTPTR)&BdTxTerminate);
Xil_DCacheFlushRange((UINTPTR)(&BdTxTerminate), 64);
}
/*