stv0g/embeddedsw
1
0
Fork 0
Code Issues Pull requests Releases Wiki Activity

vprocss: Add 2 sec wait to example design source files

Browse source 
VTC in example design has switched to a slower 9MHz clock.This
essentially provides < 2fps frame rate. Vidout needs 3-4 frames
to acquire lock. After vpss configuration wait for 2 sec (mb_sleep)
before checking for vidout lock

Signed-off-by: Rohit Consul <rohit.consul@xilinx.com>
Acked-by: Andrei-Liviu Simion <andrei.simion@xilinx.com>
This commit is contained in:
Rohit Consul 2015-09-09 16:44:15 -07:00 • committed by Nava kishore Manne
parent e23fbcdf1e
commit cf3ea2ed03
1 changed files with 6 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

6
XilinxProcessorIPLib/drivers/vprocss/examples/src/main.c
View file

@ -4,6 +4,7 @@
#include "xparameters.h"
#include "system.h"
#include "xvprocss_vdma.h"
#include "microblaze_sleep.h"
#define XVPROCSS_SW_VER "v1.00"
#define VERBOSE_MODE 0
@ -114,8 +115,13 @@ int main(void)
XPeriph_TpgDbgReportStatus(PeriphPtr);
#endif
/* vtc is running at 9Mhz essentially providing < 2fps frame rate
* Need to wait for 3-4 frames (~2sec) for vidout to acquire lock
*/
xil_printf("\r\nWaiting for output to lock: ");
MB_Sleep(2000);
/* check for output lock */
Timeout = VIDEO_MONITOR_LOCK_TIMEOUT;
while(!Lock && Timeout)
{