stv0g/embeddedsw
1
0
Fork 0
Code Issues Pull requests Releases Wiki Activity

bsp: r5: enabling the asynchronous abort in boot code

Browse source 
This patch unmasks the A bit in CPSR to enable the
asynchronous abort in boot.S

Signed-off-by: Kinjal Pravinbhai Patel <patelki@xilinx.com>
This commit is contained in:
Kinjal Pravinbhai Patel 2015-06-10 17:27:24 +05:30 • committed by Nava kishore Manne
parent 3f2478472f
commit d0c41612d8
1 changed files with 6 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

6
lib/bsp/standalone/src/cortexr5/gcc/boot.S
View file

@ -196,6 +196,12 @@ OKToRun:
and r0, r0, r1
mcr p15, 0, r0, c1, c0, 0
#endif
/* enable asynchronous abort exception */
mrs r0, cpsr
bic r0, r0, #0x100
msr cpsr_xsf, r0
b _startup /* jump to C startup code */