![]() If the DisplayPort core is configured for 1 or 2 maximum lanes, wait for PHY to be ready only on those lanes rather than waiting on all 4 lanes. Signed-off-by: Andrei-Liviu Simion <andrei.simion@xilinx.com> |
||
---|---|---|
.. | ||
data | ||
doc/html/api | ||
examples | ||
src |
![]() If the DisplayPort core is configured for 1 or 2 maximum lanes, wait for PHY to be ready only on those lanes rather than waiting on all 4 lanes. Signed-off-by: Andrei-Liviu Simion <andrei.simion@xilinx.com> |
||
---|---|---|
.. | ||
data | ||
doc/html/api | ||
examples | ||
src |