81 lines
2.4 KiB
C
81 lines
2.4 KiB
C
/******************************************************************************
|
|
*
|
|
* Copyright (C) 2010 - 2014 Xilinx, Inc. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
* in the Software without restriction, including without limitation the rights
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
* furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* Use of the Software is limited solely to applications:
|
|
* (a) running on a Xilinx device, or
|
|
* (b) that interact with a Xilinx device through a bus or interconnect.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* XILINX BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
|
|
* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF
|
|
* OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
|
|
* SOFTWARE.
|
|
*
|
|
* Except as contained in this notice, the name of the Xilinx shall not be used
|
|
* in advertising or otherwise to promote the sale, use or other dealings in
|
|
* this Software without prior written authorization from Xilinx.
|
|
*
|
|
******************************************************************************/
|
|
|
|
#include "xparameters.h"
|
|
#include "xil_cache.h"
|
|
|
|
#include "platform_config.h"
|
|
|
|
#ifdef STDOUT_IS_16550
|
|
#include "xuartns550_l.h"
|
|
#endif
|
|
|
|
void
|
|
enable_caches()
|
|
{
|
|
#ifdef __PPC__
|
|
Xil_ICacheEnableRegion(CACHEABLE_REGION_MASK);
|
|
Xil_DCacheEnableRegion(CACHEABLE_REGION_MASK);
|
|
#elif __MICROBLAZE__
|
|
#ifdef XPAR_MICROBLAZE_USE_ICACHE
|
|
Xil_ICacheEnable();
|
|
#endif
|
|
#ifdef XPAR_MICROBLAZE_USE_DCACHE
|
|
Xil_DCacheEnable();
|
|
#endif
|
|
#endif
|
|
}
|
|
|
|
void
|
|
disable_caches()
|
|
{
|
|
Xil_DCacheDisable();
|
|
Xil_ICacheDisable();
|
|
}
|
|
|
|
void
|
|
init_platform()
|
|
{
|
|
enable_caches();
|
|
|
|
/* if we have a uart 16550, then that needs to be initialized */
|
|
#ifdef STDOUT_IS_16550
|
|
XUartNs550_SetBaud(STDOUT_BASEADDR, XPAR_XUARTNS550_CLOCK_HZ, 9600);
|
|
XUartNs550_SetLineControlReg(STDOUT_BASEADDR, XUN_LCR_8_DATA_BITS);
|
|
#endif
|
|
}
|
|
|
|
void
|
|
cleanup_platform()
|
|
{
|
|
disable_caches();
|
|
}
|