![]() This patch updates the Xil_SetTlbAttributes to mark the BD memory region only uncaheable and updated the cache flush/invalidate api's for a53 case. Signed-off-by: Kedareswara rao Appana <appanad@xilinx.com> Acked by: Anirudha Sarangi <anirudh@xilinx.com> |
||
---|---|---|
.. | ||
data | ||
examples | ||
src |