![]() This patch adds coresight DCC support for Zynq Ultrascale+ MP Platform by modifying stdin and stdout range options. Signed-off-by: Venkata Naga Sai Krishna Kolapalli <venkatan@xilinx.com> |
||
---|---|---|
.. | ||
standalone | ||
xilkernel |
![]() This patch adds coresight DCC support for Zynq Ultrascale+ MP Platform by modifying stdin and stdout range options. Signed-off-by: Venkata Naga Sai Krishna Kolapalli <venkatan@xilinx.com> |
||
---|---|---|
.. | ||
standalone | ||
xilkernel |