Xilinx Embedded Software (embeddedsw) Development
![]() The recommendation from design is to have bus width of dummy entry = bus width of address phase (whether this is 1, 2 or 4). This code will remain same irrespective of QEMU. Hence change the comment. Signed-off-by: Harini Katakam <harinik@xilinx.com> |
||
---|---|---|
doc | ||
lib | ||
ThirdParty/sw_services/xilopenamp | ||
XilinxProcessorIPLib/drivers |