87 lines
4.4 KiB
HTML
Executable file
87 lines
4.4 KiB
HTML
Executable file
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
|
|
<html xmlns="http://www.w3.org/1999/xhtml">
|
|
<head>
|
|
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
|
|
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
|
|
<meta name="generator" content="Doxygen 1.8.10"/>
|
|
<title>gpiops: Main Page</title>
|
|
<link href="tabs.css" rel="stylesheet" type="text/css"/>
|
|
<script type="text/javascript" src="jquery.js"></script>
|
|
<script type="text/javascript" src="dynsections.js"></script>
|
|
<link href="doxygen.css" rel="stylesheet" type="text/css" />
|
|
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
|
|
</head>
|
|
<body>
|
|
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
|
|
<div id="titlearea">
|
|
<table cellspacing="0" cellpadding="0">
|
|
<tbody>
|
|
<tr style="height: 56px;">
|
|
<td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
|
|
<td id="projectalign" style="padding-left: 0.5em;">
|
|
<div id="projectname">gpiops
|
|
</div>
|
|
<div id="projectbrief">Xilinx SDK Drivers API Documentation</div>
|
|
</td>
|
|
</tr>
|
|
</tbody>
|
|
</table>
|
|
</div>
|
|
<!-- end header part -->
|
|
<!-- Generated by Doxygen 1.8.10 -->
|
|
<div id="navrow1" class="tabs">
|
|
<ul class="tablist">
|
|
<li class="current"><a href="index.html"><span>Overview</span></a></li>
|
|
<li><a href="annotated.html"><span>Data Structures</span></a></li>
|
|
<li><a href="globals.html"><span>APIs</span></a></li>
|
|
<li><a href="files.html"><span>File List</span></a></li>
|
|
</ul>
|
|
</div>
|
|
</div><!-- top -->
|
|
<div class="header">
|
|
<div class="headertitle">
|
|
<div class="title">gpiops Documentation</div> </div>
|
|
</div><!--header-->
|
|
<div class="contents">
|
|
<div class="textblock"><p>The Xilinx PS GPIO driver. This driver supports the Xilinx PS GPIO Controller.</p>
|
|
<p>The GPIO Controller supports the following features:</p><ul>
|
|
<li>4 banks</li>
|
|
<li>Masked writes (There are no masked reads)</li>
|
|
<li>Bypass mode</li>
|
|
<li>Configurable Interrupts (Level/Edge)</li>
|
|
</ul>
|
|
<p>This driver is intended to be RTOS and processor independent. Any needs for dynamic memory management, threads or thread mutual exclusion, virtual memory, or cache control must be satisfied by the layer above this driver.</p>
|
|
<p>This driver supports all the features listed above, if applicable.</p>
|
|
<p><b>Driver Description</b></p>
|
|
<p>The device driver enables higher layer software (e.g., an application) to communicate to the GPIO.</p>
|
|
<p><b>Interrupts</b></p>
|
|
<p>The driver provides interrupt management functions and an interrupt handler. Users of this driver need to provide callback functions. An interrupt handler example is available with the driver.</p>
|
|
<p><b>Threads</b></p>
|
|
<p>This driver is not thread safe. Any needs for threads or thread mutual exclusion must be satisfied by the layer above this driver.</p>
|
|
<p><b>Asserts</b></p>
|
|
<p>Asserts are used within all Xilinx drivers to enforce constraints on argument values. Asserts can be turned off on a system-wide basis by defining, at compile time, the NDEBUG identifier. By default, asserts are turned on and it is recommended that users leave asserts on during development.</p>
|
|
<p><b>Building the driver</b></p>
|
|
<p>The <a class="el" href="struct_x_gpio_ps.html" title="The XGpioPs driver instance data. ">XGpioPs</a> driver is composed of several source files. This allows the user to build and link only those parts of the driver that are necessary. <br />
|
|
<br />
|
|
</p>
|
|
<pre>
|
|
MODIFICATION HISTORY:</pre><pre>Ver Who Date Changes
|
|
----- ---- -------- -----------------------------------------------
|
|
1.00a sv 01/15/10 First Release
|
|
1.01a sv 04/15/12 Removed the APIs XGpioPs_SetMode, XGpioPs_SetModePin
|
|
XGpioPs_GetMode, XGpioPs_GetModePin as they are not
|
|
relevant to Zynq device.The interrupts are disabled
|
|
for output pins on all banks during initialization.
|
|
1.02a hk 08/22/13 Added low level reset API
|
|
2.1 hk 04/29/14 Use Input data register DATA_RO for read. CR# 771667.
|
|
2.2 sk 10/13/14 Used Pin number in Bank instead of pin number
|
|
passed to APIs. CR# 822636
|
|
3.00 kvn 02/13/15 Modified code for MISRA-C:2012 compliance.
|
|
3.1 kvn 04/13/15 Add support for Zynq Ultrascale+ MP. CR# 856980.</pre><pre></pre> </div></div><!-- contents -->
|
|
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
|
|
<ul>
|
|
<li class="footer">Copyright © 2015 Xilinx Inc. All rights reserved.</li>
|
|
</ul>
|
|
</div>
|
|
</body>
|
|
</html>
|