stv0g/yosys
1
0
Fork 0
Code Issues Pull requests Releases Wiki Activity

Commit graph

  • ee8ad72fd9 fixed parsing of constant with comment between size and value Clifford Wolf 2014-07-02 06:27:04 +02:00
  • 1c81ab49e7 small changes in presentation Clifford Wolf 2014-07-02 06:16:31 +02:00
  • d26561cc44 Tiny fix in presentation Clifford Wolf 2014-06-29 09:27:03 +02:00
  • 3a3f5d5923 Progress in presentation Clifford Wolf 2014-06-29 09:14:49 +02:00
  • 89c85cac41 Added links to some liberty files to README Clifford Wolf 2014-06-28 12:11:42 +02:00
  • 3e96ce8680 Progress in presentation Clifford Wolf 2014-06-26 22:05:39 +02:00
  • 076182c34e Fixed handling of mixed real/int ternary expressions Clifford Wolf 2014-06-25 10:05:36 +02:00
  • 4fc43d1932 More found_real-related fixes to AstNode::detectSignWidthWorker Clifford Wolf 2014-06-24 15:08:48 +02:00
  • a7aea17959 Progress in presentation Clifford Wolf 2014-06-22 12:50:29 +02:00
  • 3345fa0bab Little steps in realmath test bench Clifford Wolf 2014-06-21 21:43:04 +02:00
  • 65b2e9c064 fixed signdness detection for expressions with reals Clifford Wolf 2014-06-21 21:41:13 +02:00
  • 072604f30f fixed typo Clifford Wolf 2014-06-21 21:13:18 +02:00
  • b18fa95d2f Progress in presentation Clifford Wolf 2014-06-21 16:33:33 +02:00
  • 1c85584fe5 Do not create $dffsr cells with no-op resets in proc_dff Clifford Wolf 2014-06-19 12:29:29 +02:00
  • df76da8fd7 Added test case for AstNode::MEM2REG_FL_CMPLX_LHS Clifford Wolf 2014-06-17 21:49:59 +02:00
  • 80e4594695 Added AstNode::MEM2REG_FL_CMPLX_LHS Clifford Wolf 2014-06-17 21:39:25 +02:00
  • 798ff88855 Improved handling of relational op of real values Clifford Wolf 2014-06-17 12:47:51 +02:00
  • 88470283c9 Little steps in realmath test bench Clifford Wolf 2014-06-16 15:21:08 +02:00
  • 6c17d4f242 Improved ternary support for real values Clifford Wolf 2014-06-16 15:12:24 +02:00
  • 82bbd2f077 Use undef (x/z vs. NaN) rules for real values from IEEE Std 1800-2012 Clifford Wolf 2014-06-16 15:05:37 +02:00
  • 0c4c79c4c6 Fixed parsing of TOK_INTEGER (implies TOK_SIGNED) Clifford Wolf 2014-06-16 15:02:40 +02:00
  • 5bfe865cec Added found_real feature to AstNode::detectSignWidth Clifford Wolf 2014-06-16 15:00:57 +02:00
  • b1b96d199f Added more calls to "hierarchy" to README file Clifford Wolf 2014-06-15 11:51:51 +02:00
  • 398482eced Removed long running tests from tests/simple/realexpr.v (replaced by tests/realmath) Clifford Wolf 2014-06-15 09:39:22 +02:00
  • a4ec19c25c Added tests/realmath to "make test" Clifford Wolf 2014-06-15 09:31:03 +02:00
  • 4d1df128fa Improved AstNode::realAsConst for large numbers Clifford Wolf 2014-06-15 09:27:09 +02:00
  • 656685fa31 Improved realmath test bench Clifford Wolf 2014-06-15 08:48:41 +02:00
  • 7f57bc8385 Improved parsing of large integer constants Clifford Wolf 2014-06-15 08:48:17 +02:00
  • 48dc6ab98d Improved AstNode::asReal for large integers Clifford Wolf 2014-06-15 08:38:31 +02:00
  • 11d2add1b9 improved realmath test bench Clifford Wolf 2014-06-14 20:38:40 +02:00
  • 149fe83a8d improved (fixed) conversion of real values to bit vectors Clifford Wolf 2014-06-14 20:38:05 +02:00
  • 39eb347c67 progress in realmath test bench Clifford Wolf 2014-06-14 19:56:22 +02:00
  • d5765b5e14 Fixed relational operators for const real expressions Clifford Wolf 2014-06-14 19:33:58 +02:00
  • ebe2d73330 added first draft of real math testcase generator Clifford Wolf 2014-06-14 19:24:01 +02:00
  • 1a487303a0 Progress in presentation Clifford Wolf 2014-06-14 16:42:30 +02:00
  • 22a998903b Added %D and %c select commands Clifford Wolf 2014-06-14 16:19:32 +02:00
  • f3b4a9dd24 Added support for math functions Clifford Wolf 2014-06-14 13:36:23 +02:00
  • 406f86a91e Added realexpr.v test case Clifford Wolf 2014-06-14 12:01:17 +02:00
  • 9bd7d5c468 Added handling of real-valued parameters/localparams Clifford Wolf 2014-06-14 12:00:47 +02:00
  • fc7b6d172a Implemented more real arithmetic Clifford Wolf 2014-06-14 11:27:05 +02:00
  • 442a8e2875 Implemented basic real arithmetic Clifford Wolf 2014-06-14 08:51:22 +02:00
  • 9dd16fa41c Added real->int convertion in ast genrtlil Clifford Wolf 2014-06-14 07:44:19 +02:00
  • 7ef0da32cd Added Verilog lexer and parser support for real values Clifford Wolf 2014-06-13 11:29:23 +02:00
  • 482d9208aa Added read_verilog -sv options, added support for bit, logic, allways_ff, always_comb, and always_latch Clifford Wolf 2014-06-12 11:54:20 +02:00
  • 9a6cd64fc2 Now we are in Yoys 0.3.0+ development Clifford Wolf 2014-06-08 15:31:27 +02:00
  • ca125bf41b Tagging Yosys 0.3.0 yosys-0.3.0 Clifford Wolf 2014-06-08 15:28:36 +02:00
  • 94e9ee6bab Updated ABC to 7600ffb9340c Clifford Wolf 2014-06-08 10:12:39 +02:00
  • 3af7c69d1e added tests for new verilog features Clifford Wolf 2014-06-07 12:18:00 +02:00
  • 744e518467 fixed cell array handling of positional arguments Clifford Wolf 2014-06-07 12:17:06 +02:00
  • e275e8eef9 Add support for cell arrays Clifford Wolf 2014-06-07 11:48:50 +02:00
  • 0b1ce63a19 Added support for repeat stmt in const functions Clifford Wolf 2014-06-07 10:47:53 +02:00
  • 7c8a7b2131 further improved const function support Clifford Wolf 2014-06-07 00:02:05 +02:00
  • 5281562d0e made the generate..endgenrate keywords optional Clifford Wolf 2014-06-06 23:05:01 +02:00
  • 76da2fe172 improved const function support Clifford Wolf 2014-06-06 22:55:02 +02:00
  • 5c10d2ee36 fix functions with no block (but single statement, loop, etc.) Clifford Wolf 2014-06-06 21:29:23 +02:00
  • c82db39935 Added tests/simple/repwhile.v Clifford Wolf 2014-06-06 17:47:20 +02:00
  • ab54ce17c8 improved ast simplify of const functions Clifford Wolf 2014-06-06 17:40:45 +02:00
  • b5cd7a0179 added while and repeat support to verilog parser Clifford Wolf 2014-06-06 17:40:04 +02:00
  • f9c1cd5edb Improved error message for options after front-end filename arguments Clifford Wolf 2014-06-04 09:10:50 +02:00
  • 7020f7fc13 added tee cmd Clifford Wolf 2014-06-03 09:23:31 +02:00
  • 68c99bf734 Fixed log messages in memory_dff Clifford Wolf 2014-06-01 11:32:27 +02:00
  • d5497f770b Updated ABC to rev fa4404b395f0 Clifford Wolf 2014-05-29 11:03:15 +02:00
  • 61883b30f3 Merge pull request #36 from hansiglaser/master Clifford Wolf 2014-05-29 10:26:55 +02:00
  • 278085fa01 added log_header to miter and expose pass, show cell type for exposed ports Johann Glaser 2014-05-28 18:05:38 +02:00
  • 63dfbb18cf new flags -ignore_miss_func and -ignore_miss_dir for read_liberty Johann Glaser 2014-05-28 16:50:13 +02:00
  • 684c85902d be more verbose when techmap yielded processes Johann Glaser 2014-05-26 17:13:41 +02:00
  • 68c059565a Fixed bug in opt_reduce (see vloghammer issue_044) Clifford Wolf 2014-05-12 12:45:47 +02:00
  • f69b5800c9 fixed syntax error in dot file created by "show" command Clifford Wolf 2014-05-10 16:22:56 +02:00
  • 973959c7ea Merge branch 'master' of github.com:cliffordwolf/yosys Clifford Wolf 2014-05-09 18:24:13 +02:00
  • bfd62268cc Updated ABC to 67c84cdd49e4 Clifford Wolf 2014-05-09 18:23:21 +02:00
  • 51a615b26d Progress in presentation Clifford Wolf 2014-05-06 14:42:04 +02:00
  • 30774ec6bc Improved ezsat stand-alone tests Clifford Wolf 2014-05-06 13:48:25 +02:00
  • a5a519a9d1 workaround for OpenBSD 'stdout' implementation Clifford Wolf 2014-05-03 12:55:56 +02:00
  • 75a5d6bd1e workaround for OpenBSD 'stdin' implementation Clifford Wolf 2014-05-02 13:22:26 +02:00
  • f7e9056a93 Merge pull request #35 from bentley/dox Clifford Wolf 2014-05-02 13:18:43 +02:00
  • 154c9f8b51 Typos and grammar fixes through chapter 4. Anthony J. Bentley 2014-05-02 03:08:40 -06:00
  • 7188542155 Fixed clang -Wdeprecated-register warnings Clifford Wolf 2014-04-20 14:28:23 +02:00
  • a1be4816d6 Replaced depricated %name-prefix= bison directive Clifford Wolf 2014-04-20 14:22:11 +02:00
  • d2d48996c4 minisat compile fix Clifford Wolf 2014-04-20 14:17:40 +02:00
  • 12a3c05229 Updated README Clifford Wolf 2014-04-18 10:19:46 +02:00
  • d18c10d991 Merge pull request #33 from bentley/dox Clifford Wolf 2014-04-11 13:06:02 +02:00
  • 9c1e578afe Typos and grammar fixes through chapter 2. Anthony J. Bentley 2014-04-11 02:42:59 -06:00
  • 6ef2224331 Merge pull request #31 from bentley/posix-rm Clifford Wolf 2014-04-05 02:56:28 +02:00
  • 66a5da5edc POSIX find requires a path argument. Anthony J. Bentley 2014-04-04 16:51:27 -06:00
  • b950197da1 Remove non-POSIX 'rm -v'. Anthony J. Bentley 2014-04-04 16:39:03 -06:00
  • 7370ae01e9 Added SIMLIB_NOLUT to simlib.v Clifford Wolf 2014-04-02 21:28:33 +02:00
  • e24797add0 Added SIMLIB_NOSR to simlib.v Clifford Wolf 2014-04-02 21:06:55 +02:00
  • d4a1b0af5b Added support for dlatchsr cells Clifford Wolf 2014-03-31 14:14:40 +02:00
  • a3b9692a68 Fixed mapping of Verific WIDE_DFFRS operator Clifford Wolf 2014-03-20 13:40:01 +01:00
  • 470c2455e4 Fixed mapping of Verific FADD primitive with unconnected outputs Clifford Wolf 2014-03-20 13:26:52 +01:00
  • 9a34486bfb Fixed performance problem in opt_mux with nets driven by many conflicting drivers Clifford Wolf 2014-03-19 10:05:01 +01:00
  • cdf1257565 Progress in Verific bindings Clifford Wolf 2014-03-17 14:42:07 +01:00
  • e164edc8d1 Fixed typo in RTLIL::Module::addAdff() Clifford Wolf 2014-03-17 14:41:41 +01:00
  • 0b0dcfda7d Progress in Verific bindings Clifford Wolf 2014-03-17 02:43:53 +01:00
  • a67cd2d4a2 Progress in Verific bindings Clifford Wolf 2014-03-17 01:56:00 +01:00
  • acda74c12c Added support for memories to verific bindings Clifford Wolf 2014-03-16 17:05:05 +01:00
  • 7545510edc Use Verific Net::{IsGnd,IsPwr} API in Verific bindings Clifford Wolf 2014-03-16 16:06:03 +01:00
  • ef1795a1e8 Fixed typo in RTLIL::Module::{addSshl,addSshr} Clifford Wolf 2014-03-15 22:52:10 +01:00
  • 0ebee4c8e7 Progress in Verific bindings Clifford Wolf 2014-03-15 22:51:12 +01:00
  • fc2c821407 Progress in Verific bindings Clifford Wolf 2014-03-15 15:31:54 +01:00