This website requires JavaScript.
Explore
Help
Sign In
stv0g
/
yosys
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Pull Requests
Releases
Wiki
Activity
master
yosys
/
manual
/
PRESENTATION_Prog
/
sigmap_test.v
4 lines
66 B
Verilog
Raw
Permalink
Blame
History
module
test
(
input
a
,
output
x
,
y
)
;
assign
x
=
a
,
y
=
a
;
endmodule
Reference in New Issue
View Git Blame
Copy Permalink