1
0
Fork 0
mirror of https://git.rwth-aachen.de/acs/public/villas/node/ synced 2025-03-16 00:00:02 +01:00
VILLASnode/include/villas/fpga/ips/switch.h

50 lines
1 KiB
C
Raw Normal View History

2016-06-14 01:19:17 +02:00
/** AXI Stream interconnect related helper functions
*
* These functions present a simpler interface to Xilinx' AXI Stream switch driver (XAxis_Switch_*)
*
* @file
* @author Steffen Vogel <stvogel@eonerc.rwth-aachen.de>
* @copyright 2017, Steffen Vogel
2016-06-14 01:19:17 +02:00
**********************************************************************************/
/** @addtogroup fpga VILLASfpga
* @{
*/
2017-02-18 10:43:58 -05:00
#pragma once
2016-06-14 01:19:17 +02:00
#include <xilinx/xaxis_switch.h>
#include "list.h"
/* Forward declarations */
struct ip;
struct sw_path {
const char *in;
const char *out;
};
struct sw {
XAxis_Switch inst;
int num_ports;
struct list paths;
};
2016-06-19 19:23:19 +02:00
struct ip;
2016-06-14 01:19:17 +02:00
int switch_start(struct fpga_ip *c);
2016-06-19 19:23:19 +02:00
2016-07-08 13:01:40 +02:00
/** Initialize paths which have been parsed by switch_parse() */
2017-02-18 10:43:58 -05:00
int switch_init_paths(struct fpga_ip *c);
2016-07-08 13:01:40 +02:00
2017-02-18 10:43:58 -05:00
int switch_destroy(struct fpga_ip *c);
2017-02-18 10:43:58 -05:00
int switch_parse(struct fpga_ip *c);
2017-02-18 10:43:58 -05:00
int switch_connect(struct fpga_ip *c, struct fpga_ip *mi, struct fpga_ip *si);
2016-06-14 01:19:17 +02:00
2017-02-18 10:43:58 -05:00
int switch_disconnect(struct fpga_ip *c, struct fpga_ip *mi, struct fpga_ip *si);
2017-02-18 10:43:58 -05:00
/** @} */