Daniel Krebs
ac483b2110
scripts: fix non-root script
...
* load IOMMU type 1 kernel module
* determine IOMMU group dynamically
* add user dkr to fpga group
2018-03-26 15:19:24 +02:00
Daniel Krebs
73c6ae1f71
hwdef-parse: follow OR-gate merging DMA interrupts
...
Also update JSON config with the new output.
2018-02-14 14:34:03 +01:00
Daniel Krebs
be3538f697
hwdef-parse: fix switch/num_port to be an integer
2018-02-14 07:26:39 +01:00
Daniel Krebs
44ad827121
hwdef-parse: treat PCIe bridge the same as all other IPs
...
This is needed in order to construct a global memory graph.
2018-02-14 07:26:39 +01:00
4f86b98fdd
add script to configure system for non-root access to FPGA
2018-01-30 19:15:45 +01:00
daniel-k
bbff2c9a88
hwdef-parse: count total switch ports and populate property
2018-01-23 14:41:31 +01:00
daniel-k
fb37253623
hwdef-parse: populate all memory ranges based on name
...
This used to overwrite earlier memory ranges because the same was
used ('baseaddr', 'highaddr'). Now, deduce name from BASENAME and
remove prefix `C_`.
2018-01-23 14:38:12 +01:00
daniel-k
02ea98dd97
hwdef-parse: add port name
2018-01-23 12:30:54 +01:00
daniel-k
df93004720
scripts/hwdef-parse: include intc instance name in irq ports
2018-01-17 17:00:00 +01:00
daniel-k
935fa847aa
scripts/hwdef-parse: update ports format
2018-01-17 16:51:02 +01:00
daniel-k
4db0a98082
scripts/hwdef-parse: add memory view for each instance
2018-01-17 16:51:02 +01:00
daniel-k
f5a3c8c712
scripts/hwdef-parse: only set irqs and ports if there are any
2018-01-17 16:31:47 +01:00
c3164e93ef
imported source code from VILLASfpga repo and made it compile
2017-11-21 21:31:08 +01:00
