Mirrors/VILLASnode
1
0
Fork 0
mirror of https://git.rwth-aachen.de/acs/public/villas/node/ synced 2025-03-09 00:00:00 +01:00
Code Issues Releases Wiki Activity
VILLASnode/fpga
History
Exact
Niklas Eiling a000e15308 fpga: make Dino and Aurora IPs optional in utils 
Signed-off-by: Niklas Eiling <niklas.eiling@eonerc.rwth-aachen.de>
2024-03-14 16:07:45 +01:00
..
gpu Use spaces for indention of C++ comments 2024-02-29 23:18:47 +01:00
include/villas/fpga fpga: enable using Xilinx xdma IP as DMA to AXI bridge as required for Ultrascale+ FPGAs 2024-03-14 16:07:45 +01:00
lib fpga: make Dino and Aurora IPs optional in utils 2024-03-14 16:07:45 +01:00
src Replace last tab indentation with spaces 2024-02-29 23:18:47 +01:00
tests/unit Use spaces for indention of C++ comments 2024-02-29 23:18:47 +01:00
thirdparty Reformat all code with clang-format 2024-02-29 19:34:27 +01:00
CMakeLists.txt Use spaces for indention of CMake files 2024-02-29 23:18:47 +01:00
libvillas-fpga.pc.in Make REUSE copyright notice the same as in other VILLASframework projects and fix comments (#82) 2023-09-08 11:35:18 +02:00
past-commits.txt Make REUSE copyright notice the same as in other VILLASframework projects and fix comments (#82) 2023-09-08 11:35:18 +02:00