stv0g/embeddedsw
1
0
Fork 0
Code Issues Pull requests Releases Wiki Activity

sw_apps:zynqmp_pmufw: Clear IPI0 status register during core init

Browse source 
swbeta2 commit 1b173007d1cc009bffeb2969a5a5bacc533647db

IPI0 is used by PMUFW for PM requests and the mask is used for determining
 the Master. There are chances of IPIs being triggered before FW Init but
un-handled or even bits that are not cleared by ROM, causing a corruption
of the ISR mask. So PMUFW should cleanup these bits during startup

Signed-off-by: Jyotheeswar Reddy <jyothee@xilinx.com>
This commit is contained in:
Jyotheeswar Reddy 2015-04-12 20:24:22 -07:00 • committed by Nava kishore Manne
parent 12c2e29937
commit 4350a1fa00
1 changed files with 2 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
lib/sw_apps/zynqmp_pmufw/src/xpfw_core.c
View file

@ -90,7 +90,8 @@ XStatus XPfw_CoreConfigure(void)
/* We are ready to take interrupts now */
CorePtr->IsReady = CORE_IS_READY;
/* FIXME: Enable IPI0 for PM-> Do it elsewhere */
/* FIXME: Clear IPI0 status and Enable IPI0 for PM-> Do it elsewhere */
XPfw_Write32(IPI_PMU_0_ISR, MASK32_ALL_HIGH);
XPfw_InterruptEnable(PMU_IOMODULE_IRQ_ENABLE_IPI0_MASK);
XPfw_InterruptStart();
#ifdef ENABLE_PM /* ENABLE_PM */